## LCD Driver

## Description

The CXA7000R is a driver IC developed for use with Sony polycrystalline silicon TFT LCD panels. It supports 10-bit digital input, and the input data is analog demultiplexed into 6 phases and output. The CXA7000R can directly drive an LCD panel, and the VCOM setting circuit and precharge pulse waveform generator are also on-chip.


## Features

- Supports 10-bit input
- Supports signals up to XGA
- Low output deviation by on-chip output offset cancel circuit
- On-chip timing generator with ECL
- VCOM voltage generation circuit
- Precharge pulse waveform generation circuit


## Applications

LCD projectors and other video equipment

## Absolute Maximum Ratings ( $\mathrm{Vss}=0 \mathrm{~V}$ )

| - Supply voltage | Vcc | 16 | V |
| :--- | :--- | :---: | :---: |
|  | Vdd | 5.5 | V |
| - Operating temperature | Topr | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |
| - Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| - Allowable power dissipation | Pd | 1250 | mW |

## Recommended Operating Conditions

| - Supply voltage | Vcc | 15.0 to 15.5 | V |
| :--- | :--- | :--- | :--- |
|  | VdD | 4.75 to 5.25 | V |
| - Operating temperature | Topr | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram



Pin Description

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | I/O | Standard voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FRP | 1 | High: $\geq 2.0 \mathrm{~V}$ <br> Low: $\leq 0.8 \mathrm{~V}$ |  | LCD panel AC drive inversion timing input. <br> High: inverted Low: non-inverted See the Timing Chart. |
| 2 | SHST | 1 | High: $\geq 2.0 \mathrm{~V}$ <br> Low: $\leq 0.8 \mathrm{~V}$ |  | Internal sample-and-hold timing circuit reset pulse input. <br> This pin is also used as the offset cancel level insertion timing input. <br> A reset is applied to the internal timing generator at the falling edge. |
| $\begin{aligned} & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | POSCNTO POSCNT1 POSCNT2 POSCNT3 | 1 | High: $\geq 2.0 \mathrm{~V}$ <br> Low: $\leq 0.8 \mathrm{~V}$ | (3) $\begin{gathered}\text { (4) } \\ \text { (5) } \\ \text { (6) } \\ \text { GND } \\ \text { ? }\end{gathered}$ | Output phase adjustment. <br> The output phase is adjusted in MCLK period units when SL_DAT is high, and in 1/2 MCLK period units when SL_DAT is low. |
| 11 | SIG.C | 1 | 1 to 5.0 V |  | Signal center voltage (inversion folded voltage) adjustment input. The SH_OUT output center voltage can be adjusted in the range from 7.0 to 8.0 V . |
| 12 | SIG_OFST | 1 | 0 to 5.0 V |  | Output signal offset adjustment from signal center voltage. The SH_OUT output 100\% white level (at 3FF input) voltage can be adjusted in the range from 0 to 1 V from the center voltage. |
| $\begin{aligned} & 13 \\ & 14 \end{aligned}$ | $\begin{aligned} & \text { CAL_L } \\ & \text { CAL_H } \end{aligned}$ | 1/O | $\begin{aligned} & 3.0 \text { to } 6.0 \mathrm{~V} \\ & 9.0 \text { to } 12.0 \mathrm{~V} \end{aligned}$ |  | Level output for canceling the offset between channels. Connect the CAL_L and CAL_H, between ICs when using two CXA7000R. |


| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | I/O | Standard voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | DCFBOFF | 1 | GND |  | Offset cancel function off. Normally connect to GND to use with the offset cancel function on. High (offset cancel function off) when open. |
| $\begin{aligned} & 18 \\ & 20 \\ & 22 \\ & 27 \\ & 29 \\ & 31 \end{aligned}$ | $\begin{aligned} & \text { SH_OUT6 } \\ & \text { to } \\ & \text { SH_OUT1 } \end{aligned}$ | O | 1.5 to 13.5 V |  | Demultiplexed output of AC inverse driven video signals. Can be connected directly to the LCD panel. |
| 33 | VCOM_OUT | 0 | 5.0 to 8.0 V |  | LCD panel common voltage output. <br> Can be set in the range from the SH_OUT center potential Vsig.c to Vsig.c - 2 V by VCOM_OFST. |
| 34 | VCOM_OFST | 1 | 0 to 5.0 V |  | LCD panel common voltage adjustment. <br> VCOM_OUT can be set in the range from the SH_OUT center potential Vsig.c to V sig.c - 2 V by inputting 0 to 5 V . |
| 36 | SID_OUT | 0 | 1.5 to 13.5 V |  | Precharge waveform output. These pins cannot directly drive the LCD panel, so input to the LCD panel with an external buffer. |


| Pin No. | Symbol | I/O | Standard voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 37 \\ & 38 \end{aligned}$ | $\begin{aligned} & \text { PRG_LV } \\ & \text { SID_LV } \end{aligned}$ | I | 1.0 to 5.0 V |  | Precharge level setting. Adjusts the SID_OUT and SID_OUTX output potential. PRG_LV is reflected when the PRG input pin (Pin 60) is high, and SID_LV is reflected when PRG is low. |
| 39 | PRG | 1 | High: $\geq 2.0 \mathrm{~V}$ <br> Low: $\leq 0.8 \mathrm{~V}$ |  | Timing pulse input for switching the Pin 36 output levels. (See PRG_LV (Pin 37) and SID_LV (Pin 38).) |
| 44 | VREF_I | I | 3.2V |  | Internal D/A converter reference voltage input. <br> Normally connect directly to VREF_O. |
| 45 | VREF_O | 0 | 3.2V |  | Reference voltage output. Normally connect directly to VREF_I, and connect to GND through a 0.5 to $1.0 \mu \mathrm{~F}$ capacitor. |
| 46 | F/H_CNT | 1 | High: $\geq 2.0 \mathrm{~V}$ <br> Low: $\leq 0.8 \mathrm{~V}$ <br> Open: Low |  | SH_OUT output timing selection. High: SH_OUT1 to SH_OUT3 and SH_OUT4 to SH_OUT6 are output at different timing. Low: SH_OUT1 to SH_OUT6 are output at the same timing. |
| 47 | DIRC | 1 | High: $\geq 2.0 \mathrm{~V}$ <br> Low: $\leq 0.8 \mathrm{~V}$ |  | Scan direction setting. <br> High: output as a time series in ascending order of output pin symbol (in order from SH_OUT1 to SH_OUT6) <br> Low: output in descending order |


| Pin No. | Symbol | I/O | Standard voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 48 | SL_DAT | I | $\begin{aligned} & \text { High: } \geq 2.0 \mathrm{~V} \\ & \text { Low: } \leq 0.8 \mathrm{~V} \\ & \text { Open: Low } \end{aligned}$ |  | Digital input mode switch setting. High: when using master/slave mode two CXA7000R. <br> Low: when using normal mode one CXA7000R. |
| 50 | STATUS | 1 | $\begin{aligned} & \text { High }: \geq 2.0 \mathrm{~V} \\ & \text { Low: } \leq 0.8 \mathrm{~V} \end{aligned}$ |  | Master/slave setting when using two CXA7000R. <br> High: master IC. Offset cancel level is output. <br> Low: slave IC. This pin is left open (high) when using one CXA7000R. |
| $\begin{aligned} & 51 \\ & \text { to } \\ & 55 \\ & 58 \\ & \text { to } \\ & 62 \end{aligned}$ | $\begin{aligned} & \text { D_IN9 to } \\ & \text { D_IN0 } \end{aligned}$ | I | $\begin{aligned} & \text { High: } \geq 2.0 \mathrm{~V} \\ & \text { Low: } \leq 0.8 \mathrm{~V} \end{aligned}$ |  | Digital data input. |
| $\begin{aligned} & 63 \\ & 64 \end{aligned}$ | MCLK <br> MCLKX | 1 | PECL differential (amplitude 0.4 V or more between Vdd to 2V) or TTL input |  | Dot clock input. PECL differential input or TTL input. For TTL input, input to MCLK and connect MCLKX to GND through a capacitor. |
| 42 | PS | 1 | 5V |  | Test. <br> Normally connect to Vod. |
| 24, 25 | PGND |  | GND |  | Power GND. |
| 17, 32 | PVcc |  | 15.5 V |  | Power Vcc. |
| 35 | Vcc15 |  | 15.5 V |  | 15V power supply. |
| 43 | Vdd5 |  | 5 V |  | 5 V power supply. |


| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | I/O | Standard voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 8,9,15, \\ & 23,26, \\ & 40,41, \\ & 56,57 \\ & \hline \end{aligned}$ | GND |  | GND |  | GND. |
| $\begin{gathered} 10,19, \\ 21,28, \\ 30, \end{gathered}$ | NC |  |  |  | NC. <br> These pins are not connected to anything. |
| 7 | SHTEST | 1 | 2.5 V |  | Test. Leave open. |
| 49 | TEST | 0 | 1.7 to 3.2 V |  | DAC output monitor test. Normally connect to VDD. |

## Electrical Characteristics Measurement Circuit



## Electrical Characteristics

| No. | Item | Symbol | Measurement points | Measurement conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Digital input resolution | n |  |  | - | 10 | - | bit |
| 2 | Digital input setup time | Ts |  | SHST and D_IN[9:0] minimum setup time relative to MCLK input. | 2 | - | - | ns |
| 3 | Digital input hold time | TH |  | SHST and D_IN[9:0] minimum hold time relative to MCLK input. | 3 | - | - | ns |
| 4 | MCLK input frequency range 1 | fmclk 1 |  | SL_DAT: 5 V ; maximum frequency at which the internal timing generator and $D / A$ converter operate normally. | 60 | - | 100 | MHz |
| 5 | MCLK input frequency range 2 | fmclk |  | SL_DAT: OV; maximum frequency at which the internal timing generator and $\mathrm{D} / \mathrm{A}$ converter operate normally. | 30 | - | 80 | MHz |
| 6 | VREF_I input voltage range | VvREF_I |  | VREF_I input voltage range at which the D/A converter operate normally. | 2.7 | 3.2 | 3.5 | V |
| 7 | VREF_O output voltage range | Vvref_o |  | Measure the VREF_O (Pin 45) voltage. | 3.1 | 3.2 | 3.3 | V |
| 8 | SH_OUT amplitude | Vshoutp-p | Vout1 | Measure the SH_OUT1 voltage difference at D_IN[9:0]: 000 h and 3FFh. | 4.39 | 4.5 | 4.64 | V |
| 9 | SH_OUT minimum amplitude | Voutminp-p | Vout1 | Lower the VREF_I voltage and adjust the amplitude; minimum amplitude at which SH_OUT1 can be output at D_IN[9:0]: 000h and 3FFh. | 3.9 | - | - | V |
| 10 | SH_OUT slew rate | SRout | Vout1 to Vout6 | Load capacitance $=270 \mathrm{pF}$; measure slew rate at 10 to $90 \%$ of output waveform rise and fall when D_IN[9:0] is varied from 000 h to 3 FFh and from 3FFh to 000h. | 150 | 150 | - | $\mathrm{V} / \mathrm{\mu s}$ |
| 11 | SH_OUT minimum output voltage | Vmin | Vout1 to <br> Vout6 | Minimum voltage at which sample-and-hold outputs Vout1 to Vouts can be output. | 1.5 | - | - | V |
| 12 | SH OUT maximum output voltage | Vmax | Vout1 to Vout6 | Maximum voltage at which sample-and-hold outputs Vout1 to Vouts can be output. | - | - | 13.5 | V |
| 13 | Output deviation between channels 1 | Dout1 | Vout1 to Vout6 | Value obtained by subtracting minimum Vouti to Vouts value from maximum Vout1 to Vouts value at D_IN[9:0]: 200h. | - | 3 | 10 | mVp-p |
| 14 | Output deviation between channels 2 | Dout2 | Vouti to Vout6 | Value obtained by subtracting minimum Vout1 to Voute value from maximum Vout1 to Vouts value at D_IN[9:0]: 000 h or 3FFh. | - | 10 | 40 | mVp-p |
| 15 | Output deviation between ICs 1 | Dic1 | Vout1 to Vout6 | Value obtained by subtracting minimum Vout1 to Vout6 value from maximum Vout1 to Voute value at D_IN[9:0]: 200h. (when using two CXA7000R) | - | 10 | - | mVp-p |


| No. | Item | Symbol | Measurement points | Measurement conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | Output deviation between ICs 2 | Dic2 | Vouti to Vout6 | Value obtained by subtracting minimum Vout1 to Vouts value from maximum Vouti to Voute value at D_IN[9:0]: 000 h or 3FFh. (when using two CXA7000R) | - | 20 | - | mVp-p |
| 17 | SID output gain 1 | Asid1 | $\begin{aligned} & \text { VSID_LV } \\ & \text { VSID } \end{aligned}$ | PRG: OV; measure VsId_Lv and VSID at FRP: 0V, and Vsid_lv at FRP: 5 V . Calculate as AsID1 = VsID/VSID_Lv. | 1.9 | 2 | 2.1 | times |
| 18 | SID output gain 2 | Asid2 | Vprg_LV Vsid | PRG: 5V; measure Vprg_lv and VSID at FRP: 0V, and Vprg_LV at FRP: 5 V . Calculate as AsID2 $=$ VSID/VPRG_LV. | 1.9 | 2 | 2.1 | times |
| 19 | SID output slew rate | SRsid | VsID | Load capacitance $=47 \mathrm{pF}, \mathrm{PRG}$ : OV ; input a repeating high/low pulse to FRP (Pin 1), and apply DC input voltage so that V sid is $4 \mathrm{~V} / 10 \mathrm{~V}$. <br> Measure slew rate at 10 to $90 \%$ of output waveform rise and fall. | 27 | 50 | - | V/ $/ \mathrm{s}$ |
| 20 | Signal center adjustable range | Vsıa | Vout1 | Vouti center voltage when SIG.C (Pin 11) is varied from 0 to 5 V . | 7 | - | 8 | V |
| 21 | SH_OUT offset adjustable range | Vsigofst | Vout1 | D_IN[9:0]: 3FFh, FRP: OV; value obtained by subtracting Vout 1 from Vout1 center voltage when SIG_OFST (Pin 12) is varied from 0 to 5 V . | 0 | - | 1 | V |
| 22 | VCOM adjustable range | Vсом | Vсом | VCOM_OUT voltage when VCOM_OFST (Pin 34) is varied from 0 to 5 V . | $\begin{array}{\|c\|} \hline \text { Vc - } \\ \hline 2.5 \end{array}$ | - | Vc | V |
| 23 | Vdd current consumption | IdD | IvdD | $\mathrm{IDD}=\mathrm{IvDD}$ | - | 52 | - | mA |
| 24 | Vcc current consumption | Icc | Ivcc1 Ivcc2 | $\mathrm{Icc}=\mathrm{Ivcc} 1+\mathrm{Ivcc} 2$ | - | 18 | - | mA |
| 25 | Current consumption in power saving mode | Ips | IvDD <br> IvcC1 <br> IvcC2 | $\begin{array}{\|l} \text { GND (Pin 42), } \\ \text { Icc = IvDD + lvcC1 + Ivcc2 } \end{array}$ | - | 28 | - | mA |
| 26 | Differential linearity error | DLE | - | VVREF_I $=3.2 \mathrm{~V}$ | -0.5 |  | 0.7 | LSB |
| 27 | Integral linearity error | ILE | - | VVREF_I $=3.2 \mathrm{~V}$ | -1.5 |  | 0.4 | LSB |

## Description of Operation

The flow of internal operations is described below.
The digital signals input to D_IN0 to D_IN9 are internally D/A converted into approximately 1.5V (at VREF_I: 3.2 V ) analog signals. After that, the signal that has been demultiplexed into 6 phases is amplified by a factor of three times, inverted at the signal center potential according to FRP, and output.
The output level relative to the digital input changes according to the following settings.
A: SIG_OFST voltage
B: VREF_I voltage
C: SIG.C voltage


## 1. Digital input block

The CXA7000R can be set to master/slave mode, single mode and left/light inversion. This makes it possible to support various systems.

In master/slave mode, the even and odd data is internally selected respectively and input to the D/A converter.

## 2. D/A converter block

The internal D/A converter has two systems for odd-numbered and even-numbered outputs. The voltage input from VREF_I becomes the $100 \%$ white level potential of the analog converted signal, and this amplitude is a maximum $1.5 \mathrm{Vp}-\mathrm{p}$ with respect to input data of 000 h to 3 FFh .

## 3. Sample-and-hold (S/H) block

The D/A converter outputs are input to the sample-and-hold blocks, respectively. The signals are converted from time series signals into 6-phase cyclic parallel signals by the sample-and-hold group which is appropriately controlled by the internal timing generator. For forward scan, the signals are output in the ascending order of SH_OUT1, SH_OUT2, SH_OUT3 ... SH_OUT6. For reverse scan, this order is inverted and the signals are output in descending order. Connect the signals to the LCD panel according to the order used. The timing of each sample-and-hold pulse is shown on the following pages. These pulses are not output and are used only inside the IC.

Master/slave mode


D_IN[9:0] $0 \times 1 \times 2 \times 3 \times 4 \times 5 \times 6 \times 7 \times 8 \times 9 \times 10 \times 11 \times 12 \times 13 \times 14 \times 15 \times 16 \times 17 \times 18 \times 19 \times 20 \times 21 \times 22 \times 23 \times 24 \times 25 \times 26 \times 27 \times 28 \times 29 \times$

D_IN1 $\quad \times 0 \times 1 \times 2 \times 3 \times 4 \times 5 \times 6 \times 7 \times 8 \times 9 \times 10 \times 11 \times 12 \times 13 \times 14 \times 15 \times 16 \times 17 \times 18 \times 19 \times 20 \times 21 \times 22 \times 23 \times 24 \times 25 \times 26 \times 27 \times 28 \times 29 \times 0$
D_IN2


DAC_O
DIRC: H
SH1_1
SH1_2
SH1_3
SH1_4
SH1_5
SH1_6
SH2_1_3
SH2_4_6
F/H_CNT: L
SH3A_1_6
F/H_CNT: H
SH3B_1_3
SH3B_4_6
DIRC: L
SH1_1
SH1_2
SH1_3
SH1_4
SH1_5
SH1_6
SH2_1_3
SH2_4_6
F/H_CNT: L SH3A_1_6
F/H CNT: H SH̄3B_1_3
SH3B_4_6


Single mode


## 4. Timing generator (TG) block

The internal timing generator operates by one pair of differential clock inputs (MCLK, MCLKX) and a horizontal sync signal input (SHST), and generates the timing pulses needed by the demultiplexer block, dot inversion control pulse and output deviation cancel circuit. The various operating modes can be designated by the pin settings.
The SHST and FRP inputs should satisfy the relationship shown in the figure below with the MCLK and MCLKX input period as 1clk.


The CXA7000R can select various operating modes according to the timing generator block settings. These settings are described below.

## - SL_DAT (Pin 48)

Operation mode selection. Master/slave mode is selected which is common with digital input of two ICs when set to high level, and single mode is selected with one IC when set to low level. In case of the former, connect 10-bit input as short as possible between two ICs and select which data of odd or even is obtained by STATUS (Pin 50).

- DIRC (Pin 47)

Scan direction settings. Output is ascending order when DIRC is set to high level, and inverted to descending order (SH_OUT1 to SH_OUT6) when set to low level. Also, the output is varied as shown below in combination with STATUS (Pin 50).

## D_IN[9:0] X1 X $2 \times 3 \times 4 \times 5 \times 6 \times 7 \times 8 \times 9 \times 10 \times 11 \times 12 \times 13 \times 14 \times 15 \times$

SL_DAT: L

| DIRC: L | DIRC: H |
| :---: | :---: |
| SH_OUT1: 6 | SH_OUT1: 1 |
| SH_OUT2: 5 | SH_OUT2: 2 |
| SH_OUT3: 4 | SH_OUT3: 3 |
| SH_OUT4: 3 | SH_OUT4: 4 |
| SH_OUT5: 2 | SH_OUT5: 5 |
| SH_OUT6: 1 | SH_OUT6: 6 |

SL_DAT: H

|  | DIRC: L | DIRC: H |
| :---: | :---: | :---: |
| STATUS: L | SH_OUT1:11 <br> SH_OUT2: 9 <br> SH_OUT3: 7 <br> SH_OUT4: 5 <br> SH_OUT5: 3 <br> SH_OUT6: 1 | SH_OUT1:2 <br> SH_OUT2: 4 <br> SH_OUT3: 6 <br> SH_OUT4: 8 <br> SH_OUT5: 10 <br> SH_OUT6: 12 |
| STATUS: H | SH_OUT1:12 <br> SH_OUT2: 10 <br> SH_OUT3: 8 <br> SH_OUT4: 6 <br> SH_OUT5: 4 <br> SH_OUT6: 2 | SH_OUT1:1 <br> SH_OUT2: 3 <br> SH_OUT3: 5 <br> SH_OUT4: 7 <br> SH_OUT5: 9 <br> SH OUT6: 11 |

- F/H_CNT (Pin 46)

SH_OUT output timing phase setting. When set to low level, all SH_OUT outputs are output at the same timing. When set to high level, SH_OUT1 to SH_OUT3 and SH_OUT4 to SH_OUT6 are output at phases offset by $1 / 2$ clock period from each other.


- Output phase setting

The phase of each SH_OUT output can be adjusted by POSCNT[3:0] (Pins 3 to 6). The phase can be set in 16 ways by 4 -bit digital input. The output phase shifts backward by the clock period units when SL_DAT is high or $1 / 2$ clock period units when SL_DAT is low each time this setting is increased by one bit.

## 5. Calibration level generator block

The CXA7000R has a built-in offset cancel circuit and generates the reference with a calibration level generator in order to minimize the deviation between channels at the center level.

The 200h output level is generated at both the AC output high and low sides respectively when STATUS (Pin 50) is high level, and these levels are DC output from CAL_H and CAL_L and at the same time, these are used internally. When STATUS (Pin 50) is low level, CAL_H and CAL_L are input pins and the external offset cancel level is input. The 200h data is forcibly inserted into the video signal while the video blanking period SHST pulse is low level, and feedback is applied so that the output levels of all SH_OUT channels conform to CAL_H and CAL_L during this period.


## 6. SID signal generator block

This circuit generates the precharge signal waveform used by the LCD panel.
The voltage input from PRG_LV (Pin 37) and SID_LV (Pin 38) is switched by the PRG pulse (Pin 39). The PRG_LV voltage is selected when PRG is high, and the SID_LV voltage is selected when PRG is low. This signal is then further amplified by a factor of two times and folded by the FRP pulse. The folded center voltage is the SH_OUT center voltage (voltage set by the SIG.C pin). SID_OUT (Pin 36) is inverted when FRP is high, and non-inverted when FRP is low.
SID_OUT cannot directly drive the precharge signal input of the LCD panel, so they should be connected via a buffer having sufficient current supply capability.

## 7. VCOM potential generator block

This block sets the DC common potential for the LCD panel. VCOM_OFST (Pin 33) sets the deviation relative to the SH_OUT center potential, which is set by SIG.C.

Example of Representative Characteristics ( $\mathrm{Vcc}=15.5 \mathrm{~V}, \mathrm{VdD}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

VREF_I voltage vs. SH_OUT voltage white-black amplitude


SIG.C voltage vs. SH_OUT center voltage


VCOM_OFST voltage vs. VCOM_OUT voltage


Input data vs. SH_OUT voltage


SIG_OFST voltage vs. SH_OUT voltage



PRG_LV voltage vs. SID_OUT voltage


## Application Circuit 1 (to SVGA Panel)



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## Notes on Operation

The CXA7000R has high power consumption, so be sure to take the following radiation measures.

- Use four-layer substrate.
- GND lines connected to Pins 8, 9, 24, 25, 40, 41, 56 and 57 should be as thick as possible.


## 64PIN LQFP (PLASTIC)




DETAIL A
 NOTE: Dimension "*" does not include mold protrusion. PACKAGE STRUCTURE

| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | PALLADIUM PLATING |
| LEAD MATERIAL | COPPER ALLOY |
| PACKAGE MASS | 0.3 g |

