


CMOS 32-bit Single Chip Microcomputer

Description

The CXR702F080 is a CMOS 32-bit microcomputer integrating on a single chip an A/D converter, serial interface, timer, bus interface unit, DMA controller, memory stick interface, and as well as basic configurations like a 32-bit RISC CPU, ROM, RAM, and I/O port.

This also provides the idle/sleep/stop functions that enable lower power consumption.




Features

- CPU SR11 series 32-bit RISC CPU core
- Minimum instruction cycle 54.3ns (f_{SRC}: 18.432MHz)
30.5µs (f_{TEX}: 32.768kHz)
- Incorporated FLASH EEPROM 256K bytes
- Incorporated RAM 16K bytes
- Peripheral functions
 - Bus interface unit
 - DMA controller 4 channels
 - A/D converter 8-bit 4-analog input, successive approximation system
 - Serial interface Clock synchronization, 2 channels
Clock synchronization, 1 channel (Incorporated 64-byte buffer RAM)
Asynchronization, 2 channels
 - Timers 8-bit timer, 8 channels
16-bit capture timer, 3 channels
8-bit time-base timer
Clock prescaler
16-bit watchdog timer
 - Memory stick interface
 - Beep output circuit
 - External interruption 11 channels (polarity selection and both edge detection possible)
- Standby mode Idle/sleep/stop
- Package 176-pin plastic LFLGA

Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.




Block Diagram

1 2 1

*1 The number of causes of interrupts generated from the module is as shown. But the number of causes input to the interrupt controller differs from the shown because of OR.
 *2 A part of the interrupt signals generated from UART, MEMORY STICK INTERFACE is input to the interrupt controller via DMA depending on applications.

Pin Assignment (Top View) 176-pin LFLGA package

• Pin Assignment



• Pin Assignment Table

Pin No.	Pin position	Symbol	Pin No.	Pin position	Symbol	Pin No.	Pin position	Symbol
1	B1	PB3	38	N2	PG2/CT1ED0	75	M11	PK7/D15
2	B2	PB4	39	M1	PG3/CT1ED1	76	N10	V _{DD}
3	C2	PB5	40	M3	PG4/CT2ED0	77	R10	TEX
4	D2	PB6	41	N3	PG5/CT2ED1	78	P11	TX
5	C1	PB7	42	N1	PH0/TxD0	79	N11	V _{SS}
6	D4	V _{DD}	43	P1	PH1/RxD0	80	R11	$\overline{\text{CS0}}$
7	D3	V _{SS}	44	R1	PH2/TxD1	81	P12	$\overline{\text{CS1}}$
8	E2	PC0	45	R2	PH3/RxD1	82	P13	$\overline{\text{RD}}$
9	D1	PC1	46	P2	V _{DD}	83	R12	$\overline{\text{LWR/LB}}$
10	E4	PC2	47	P3	V _{SS}	84	N12	$\overline{\text{UWR/UB}}$
11	E3	PC3	48	P4	PI0/MD0	85	N13	$\overline{\text{MRD}}$
12	F2	PC4	49	R3	PI1/MD1	86	R13	$\overline{\text{MWE/WE}}$
13	E1	PC5	50	M4	PI2/MD2	87	R14	$\overline{\text{MCS0}}$
14	F4	PD0	51	N4	PI3/MD3	88	R15	V _{DD}
15	F3	PD1	52	P5	PI4/MD4	89	P15	V _{SS}
16	G2	PD2	53	R4	PI5/MD5	90	P14	MA0
17	F1	PD3	54	M5	PI6/MD6	91	N14	MA1/A9
18	G4	V _{DD}	55	N5	PI7/MD7	92	M14	MA2/A10
19	G3	V _{SS}	56	P6	V _{DD}	93	N15	MA3/A11
20	H2	PE0/INT0	57	R5	V _{SS}	94	M12	MA4/A12
21	G1	PE1/INT1	58	M6	PJ0/D0	95	M13	MA5/A13
22	H4	PE2/INT2	59	N6	PJ1/D1	96	L14	MA6/A14
23	H3	PE3/INT3	60	P7	PJ2/D2	97	M15	MA7/A15
24	J2	PE4/INT4	61	R6	PJ3/D3	98	L12	MA8/A16
25	H1	PE5/INT5	62	M7	PJ4/D4	99	L13	PL0/MA9/A17
26	J4	PE6/INT6	63	N7	PJ5/D5	100	K14	PL1/MA10/A18
27	J3	PE7/INT7	64	P8	PJ6/D6	101	L15	PL2/MA11/A19
28	K2	PF0/EC0	65	R7	PJ7/D7	102	K12	PL3/MA12/A20
29	J1	PF1/T1	66	M8	V _{DD}	103	K13	PL4/MA13/A21
30	K4	PF2/EC2	67	N8	V _{SS}	104	J14	PL5/MA14/A22
31	K3	PF3/T3	68	P9	PK0/D8	105	K15	PL6/MA15/A23
32	L2	PF4/BEEP	69	R8	PK1/D9	106	J12	V _{DD}
33	K1	PF5/TXOUT	70	M9	PK2/D10	107	J13	V _{SS}
34	L4	V _{DD}	71	N9	PK3/D11	108	H14	MA16
35	L3	V _{SS}	72	P10	PK4/D12	109	J15	MA17
36	L1	PG0/CT0ED0	73	R9	PK5/D13	110	H12	MA18/A0
37	M2	PG1/CT0ED1	74	M10	PK6/D14	111	H13	A1

Pin No.	Pin position	Symbol	Pin No.	Pin position	Symbol	Pin No.	Pin position	Symbol
112	G14	A2	134	B14	TEST1	156	B7	PN5/SO1
113	H15	A3	135	B13	AN0	157	A8	PN6/SI1
114	G12	A4	136	B12	PM0/AN1	158	D7	PN7/ $\overline{\text{SCS1}}$ /INT9
115	G13	A5	137	A13	PM1/AN2	159	C7	PO0/ $\overline{\text{SCK2}}$
116	F14	A6	138	D12	PM2/AN3	160	B6	PO1/SO2
117	G15	A7	139	C12	AV _{SS}	161	A7	PO2/SI2
118	F12	A8	140	B11	AV _{REF}	162	D6	PO3/ $\overline{\text{SCS2}}$
119	F13	V _{DD}	141	A12	AV _{DD}	163	C6	XOUT/CKO
120	E14	EXTAL	142	D11	TDI	164	B5	V _{DD}
121	F15	XTAL	143	C11	TMS	165	A6	V _{SS}
122	E12	V _{SS}	144	B10	$\overline{\text{TRST}}$	166	D5	PWE
123	E13	MSDIO	145	A11	TCK	167	C5	NC
124	E15	MSBS	146	D10	RTCK	168	A5	PA0/ $\overline{\text{WAIT}}$
125	D14	MSSCLK	147	C10	TDO	169	B4	PA1/ $\overline{\text{CS2}}$
126	C14	MSDIR	148	B9	$\overline{\text{RST}}$	170	B3	PA2/ $\overline{\text{CS3}}$
127	D15	$\overline{\text{MSINS}}$	149	A10	V _{DD}	171	A4	PA3/ $\overline{\text{CS4}}$
128	D13	$\overline{\text{DACK0}}$	150	D9	V _{SS}	172	C4	PA4/ $\overline{\text{CS5}}$
129	C13	$\overline{\text{DACK1}}$	151	C9	PN0/ $\overline{\text{SCK0}}$	173	C3	PA5/ $\overline{\text{MCS1}}$
130	C15	$\overline{\text{DREQ0}}$	152	B8	PN1/SO0	174	A3	PB0
131	B15	$\overline{\text{DREQ1}}$	153	A9	PN2/SI0	175	A2	PB1
132	A15	TEST2	154	D8	PN3/ $\overline{\text{SCS0}}$ /INT8	176	A1	PB2
133	A14	TEST0	155	C8	PN4/ $\overline{\text{SCK1}}$			

Pin Functions

Symbol	I/O	Functions	
PA0/WAIT	I/O / Input	(Port A) 6-bit I/O port.	Wait input for external bus
PA1/CS2 to PA4/CS5	I/O / Output	I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (6 pins)	Chip select output for external S bus (4 pins)
PA5/MCS1	I/O / Output		Chip select output for external M bus.
PB0 to PB7	I/O	(Port B) 8-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (8 pins)	
PC0 to PC5	I/O	(Port C) 6-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (6 pins)	
PD0, PD1	Output	(Port D) 4-bit open drain port. Lower 2 bits are for output; upper 2 bits are for I/O. (4mA drive) Upper 2 bits can be specified in 1-bit units. (4 pins)	
PD2, PD3	I/O		
PE0/INT0 to PE7/INT7	I/O / Input	(Port E) 8-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (8 pins)	External interruption request input. (8 pins)
PF0/EC0	I/O / Input	(Port F) 6-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (6 pins)	External event input to 8-bit timer (CH0).
PF1/T1	I/O / Output		8-bit timer (CH1) output.
PF2/EC2	I/O / Input		External event input to 8-bit timer (CH2).
PF3/T3	I/O / Output		8-bit timer (CH3) output.
PF4/BEEP	I/O / Output		Beep output.
PF5/TXOUT	I/O / Output		Sub oscillation output.
PG0/CT0ED0 to PG5/ CT2ED1	I/O / Input	(Port G) 6-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (6 pins)	Capture input of 16-bit capture timer. (6 pins)

Symbol	I/O	Funcios	
PH0/TxD0	I/O / Output	(Port H) 4-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (4 pins)	UART (CH0) transmit data output.
PH1/RxD0	I/O / Input		UART (CH0) receive data input.
PH2/TxD1	I/O / Output		UART (CH1) transmit data output.
PH3/RxD1	I/O / Input		UART (CH1) receive data input.
PI0/MD0 to PI7/MD7	I/O / I/O	(Port I) 8-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (8 pins)	Data bus for external M bus. (8 pins)
PJ0/D0 to PJ7/D7	I/O / I/O	(Port J) 8-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (8 pins)	Data bus for external S bus. (16 pins)
PK0/D8 to PK7/D15	I/O / I/O	(Port K) 8-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (8 pins)	
A1 to A8	Output	Address bus output for external S bus. (24 pins) Address bus output for external M bus (19 pins)	
MA18/A0	Output / Output		
MA1/A9 to MA8/A16	Output / Output		
PL0/MA9/A17 to PL6/MA15/A23	I/O / Output / Output		
MA0	Output		
MA16, MA17	Output	Analog input to A/D converter. (4 pins)	
AN0	Input		
PM0/AN1 to PM2/AN3	Input / Input		

Symbol	I/O	Funcios		
PN0/ $\overline{\text{SCK0}}$	I/O / I/O	(Port N) 8-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (8 pins)	Serial clock (CH0) I/O.	
PN1/SO0	I/O / Output		Serial data (CH0) output.	
PN2/SI0	I/O / Input		Serial data (CH0) input.	
PN3/ $\overline{\text{SCS0}}$ / INT8	I/O / Input / Input		Serial chip select (CH0) input.	External interruption request input.
PN4/ $\overline{\text{SCK1}}$	I/O / I/O		Serial clock (CH1) I/O.	
PN5/SO1	I/O / Output		Serial data (CH1) output.	
PN6/SI1	I/O / Input		Serial data (CH1) input.	
PN7/ $\overline{\text{SCS1}}$ / INT9	I/O / Input / Input		Serial chip select (CH1) input.	External interruption request input.
PO0/ $\overline{\text{SCK2}}$	I/O / I/O	(Port O) 4-bit I/O port. I/O can be specified in 1-bit units. Pull-up resistor can be incorporated through program in 1-bit units. (4 pins)	Serial clock (CH2) I/O.	
PO1/SO2	I/O / Output		Serial data (CH2) output.	
PO2/SI2	I/O / Input		Serial data (CH2) input.	
PO3/ $\overline{\text{SCS2}}$	I/O / Input		Serial chip select (CH2) input.	
$\overline{\text{CS0}}$, $\overline{\text{CS1}}$	Output	Chip select output for external S bus. (2 pins)		
$\overline{\text{RD}}$	Output	Read signal output for external S bus.		
$\overline{\text{LWR}}/\overline{\text{LB}}$	Output / Output	Write strobe signal output for D0 to D7.	Strobe signal output indicates access to D0 to D7.	
$\overline{\text{UWR}}/\overline{\text{UB}}$	Output / Output	Write strobe signal output for D8 to D15.	Strobe signal output indicates access to D8 to D15.	
$\overline{\text{MRD}}$	Output	Read signal output for external M bus.		
$\overline{\text{MWE}}/\overline{\text{WE}}$	Output / Output	Write signal output for external M bus.	Write signal output for external S bus.	
$\overline{\text{MCS0}}$	Output	Chip select output for external M bus.		
$\overline{\text{DACK0}}$	Output	Transfer request acknowledge signal output from DMA controller (CH0).		
$\overline{\text{DREQ0}}$	Input	Transfer request input to DMA controller (CH0).		
$\overline{\text{DACK1}}$	Output	Transfer request acknowledge signal output from DMA controller (CH1).		
$\overline{\text{DREQ1}}$	Input	Transfer request input to DMA controller (CH1).		
MSDIR	Output	Memory stick interface data I/O direction monitor.		
MSBS	Output	Memory stick interface bus state output.		
MSSCLK	Output	Memory stick interface clock output.		
MSDIO	I/O	Memory stick interface data I/O direction monitor.		
$\overline{\text{MSINS}}$	Input	Memory stick interface card detection.		
TEST0	Input	Test. (Connect to Vss.)		
TEST1	Input			
TEST2	Input			
TDI	Input	Data input for JTAG boundary scanning test.		

Symbol	I/O	Functions	
TMS	Input	Test mode control input for JTAG boundary scanning test.	
$\overline{\text{TRST}}$	Input	Reset input for JTAG boundary scanning test.	
TCK	Input	Clock input for JTAG boundary scanning test.	
RTCK	Output	Clock output for JTAG boundary scanning test.	
TDO	Output	Data output for JTAG boundary scanning test.	
EXTAL	Input	Oscillation connector of main oscillation. (When a clock is supplied externally, input it to EXTAL; opposite phase clock should be input to XTAL.)	
XTAL	Output		
XOUT/CKO	Output / Output	Main oscillation output.	System clock output.
TEX	Input	Oscillation connector of main oscillation. (When a clock is supplied externally, input it to TEX; opposite phase clock should be input to TX.)	
TX	Output		
$\overline{\text{RST}}$	I/O	System reset.	
PWE	Input	FLASH EEPROM miswriting protection signal input.	
NC		NC. (Leave this pin open or connect to Vss.)	
AVDD		Positive power supply for A/D converter.	
AVREF	Input	Reference voltage input for A/D converter.	
AVSS		GND for A/D converter.	
VDD		Positive power supply (Connect all twelve VDD pins to positive power supply.)	
VSS		GND (Connect all twelve Vss pins to GND)	

I/O Circuit Format for Pins

Pin	Circuit format	After a reset
<p>PA0/$\overline{\text{WAIT}}$</p>		<p>Hi-Z</p>
<p>PA1/$\overline{\text{CS2}}$ to PA4/$\overline{\text{CS5}}$</p>		<p>Hi-Z</p>
<p>PA5/$\overline{\text{MCS1}}$</p>		<p>Hi-Z</p>

Pin	Circuit format	After a reset
PB0 to PB7		Hi-Z
PC0 to PC5		Hi-Z
PD0 PD1		Hi-Z
PD2 PD3		Hi-Z

Pin	Circuit format	After a reset
<p>PE0/INT0 to PE7/INT7</p>	<p>Port E data</p> <p>Port E direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>Input data latch</p> <p>CMOS Schmitt input</p> <p>IP</p> <p>INT0 to INT7</p>	<p>Hi-Z</p>
<p>PF0/EC0 PF2/EC2</p>	<p>Port F data</p> <p>Port F direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>Input data latch</p> <p>CMOS Schmitt input</p> <p>IP</p> <p>EC0, EC2</p>	<p>Hi-Z</p>
<p>PF1/T1 PF3/T3 PF4/BEEP PF5/TXOUT</p>	<p>T1, T3, BEEP, TXOUT</p> <p>Port F data</p> <p>Port F function select "0" after a reset</p> <p>Port F direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>MPX</p> <p>Input data latch</p> <p>CMOS Schmitt input</p> <p>IP</p>	<p>Hi-Z</p>

Pin	Circuit format	After a reset
<p>PG0/CT0ED0 PG1/CT0ED1 PG2/CT1ED0 PG3/CT1ED1 PG4/CT2ED0 PG5/CT2ED1</p>	<p>Port G data</p> <p>Port G direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>CMOS Schmitt input</p> <p>CT0ED0, CT0ED1 CT1ED0, CT1ED1 CT2ED0, CT2ED1</p>	<p>Hi-Z</p>
<p>PH0/TxD0 PH2/TxD1</p>	<p>TxD0, TxD1</p> <p>Port H data</p> <p>Port H function select "0" after a reset</p> <p>Port H direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p>	<p>Hi-Z</p>
<p>PH1/RxD0 PH3/RxD1</p>	<p>Port H data</p> <p>Port H direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>CMOS Schmitt input</p> <p>RxD0, RxD1</p>	<p>Hi-Z</p>







Pin	Circuit format	After a reset
<p>PI0/MD0 to PI7/MD7</p>	<p>MD0 to MD7</p> <p>Port I data</p> <p>Port I function select "1" after a reset</p> <p>M bus output enable</p> <p>Port I direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus</p> <p>RD</p> <p>MPX</p> <p>MPX</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>MD0 to MD7</p>	<p>Hi-Z</p>
<p>PJ0/D0 to PJ7/D7</p>	<p>D0 to D7</p> <p>Port J data</p> <p>Port J function select "1" after a reset</p> <p>S bus output enable</p> <p>Port J direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus</p> <p>RD</p> <p>MPX</p> <p>MPX</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>D0 to D7</p>	<p>Hi-Z</p>
<p>PK0/D8 to PK7/D15</p>	<p>D8 to D15</p> <p>Port K data</p> <p>Port K function select "1" after a reset</p> <p>S bus output enable</p> <p>Port K direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus</p> <p>RD</p> <p>MPX</p> <p>MPX</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>D8 to D15</p>	<p>Hi-Z</p>









Pin	Circuit format	After a reset
AN0		Hi-Z
PM0/AN1 to PM2/AN3		Hi-Z
PN0/SCK0 PN4/SCK1		Hi-Z
PN1/SO0 PN5/SO1		Hi-Z

Pin	Circuit format	After a reset
<p>PN2/SI0 PN6/SI1</p>	<p>Port N data</p> <p>Port N direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>SI0, SI1</p>	<p>Hi-Z</p>
<p>PN3/$\overline{\text{SCS0}}$/INT8 PN7/$\overline{\text{SCS1}}$/INT9</p>	<p>Port N data</p> <p>Port N direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>CMOS Schmitt input</p> <p>$\overline{\text{SCS0}}$, $\overline{\text{SCS1}}$</p> <p>INT8, INT9</p>	<p>Hi-Z</p>
<p>PO0/$\overline{\text{SCK2}}$</p>	<p>Port O data</p> <p>Port O function select "0" after a reset</p> <p>Port O direction "0" after a reset</p> <p>Pull-up resistor "0" after a reset</p> <p>Internal data bus ← RD</p> <p>MPX</p> <p>MPX</p> <p>Input data latch</p> <p>IP</p> <p>CMOS Schmitt input</p> <p>$\overline{\text{SCK2}}$</p> <p>$\overline{\text{SCK2}}$</p>	<p>Hi-Z</p>

Pin	Circuit format	After a reset
PO1/SO2		Hi-Z
PO2/SI2		Hi-Z
PO3/ $\overline{\text{SCS2}}$		Hi-Z

Pin	Circuit format	After a reset
$\overline{\text{CS0}}$ $\overline{\text{CS1}}$		High
$\overline{\text{RD}}$		High
$\overline{\text{LWR/LB}}$ $\overline{\text{UWR/UB}}$		High
$\overline{\text{MRD}}$		High
$\overline{\text{MWE/WE}}$		High
$\overline{\text{MCS0}}$ (M bus unused: CS6)		High
$\overline{\text{DACK0}}$ $\overline{\text{DACK1}}$		High
$\overline{\text{DREQ0}}$ $\overline{\text{DREQ1}}$		Hi-Z

Pin	Circuit format	After a reset
MSDIR MSBS MSSCLK	 <p>MSDIR, MSBS, MSSCLK</p>	Low
MSDIO	 <p>MSDIO (output data)</p> <p>MSDIO output enable</p> <p>MSDIO (input data)</p>	Hi-Z
$\overline{\text{MSINS}}$	 <p>CMOS Schmitt input</p>	Hi-Z
XOUT/CKO	 <p>System clock</p> <p>XTAL</p> <p>Clock output enable</p> <p>Output clock select</p>	Oscillation output
EXTAL XTAL	 <ul style="list-style-type: none"> • Diagram shows circuit configuration during oscillation. • Feedback resistor is removed during stop mode, and XTAL is driven at "H" level. 	Oscillation
TEX TX	 <ul style="list-style-type: none"> • Diagram shows circuit configuration during oscillation. • Feedback resistor is removed during stop mode, and TEX is driven at "L" level; TX at "H" level. 	Oscillation

Pin	Circuit format	After a reset
<p>$\overline{\text{RST}}$</p>	 <p>CMOS Schmitt input</p> <p>Internal reset signal</p> <p>RSTWD (from watchdog timer)</p>	<p>Pull-up</p>
<p>PWE</p>	 <p>PWE</p>	<p>Hi-Z</p>
<p>TDI TMS TCK</p>	 <p>TDI, TMS, TCK (to CPU core)</p>	<p>Pull-up</p>
<p>$\overline{\text{TRST}}$</p>	 <p>$\overline{\text{TRST}}$ (to CPU core)</p>	<p>Pull-down</p>
<p>RTCK</p>	 <p>RTCK</p> <p>High</p>	<p>High</p>
<p>TDO</p>	 <p>TDO</p> <p>TDO output enable</p> <p>Low</p>	<p>Low</p>
<p>TEST0 TEST1</p>	 <p>TEST0, TEST1 (to test circuit)</p>	<p>Hi-Z</p>
<p>TEST2</p>	 <p>TEST2 (to test circuit)</p>	<p>Pull-down</p>

Absolute Maximum Ratings

(V_{SS} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +4.6	V	
	AV _{DD}	AV _{SS} to +4.6* ¹	V	
	AV _{SS}	-0.3 to +0.3	V	
	AV _{REF}	AV _{SS} to +4.6	V	
Input voltage	V _{IN}	-0.3 to +4.6* ²	V	
Output voltage	V _{OUT}	-0.3 to +4.6* ²	V	
High level output current	I _{OH}	-5	mA	Output (value per pin)
High level total output current	ΣI _{OH}	-40	mA	Total for all output pins
Low level output current	I _{OL}	10	mA	Output (value per pin)
Low level total output current	ΣI _{OL}	80	mA	Total for all output pins
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	380	mW	

*¹ AV_{DD} and V_{DD} must be the same voltage.*² V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(V_{SS} = 0V reference)

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	V _{DD}	2.7		3.6	V	
Analog voltage	AV _{DD}	2.7		3.6	V	* ¹
High level input voltage	V _{IH}	0.7V _{DD}		V _{DD}	V	CMOS input* ²
	V _{IHS}	0.7V _{DD}		V _{DD}	V	CMOS Schmitt trigger input* ³
	V _{IHEX}	0.9V _{DD}		V _{DD} + 0.3	V	EXTAL* ⁴ , TEX* ⁴
Low level input voltage	V _{IL}	0		0.2V _{DD}	V	CMOS input* ²
	V _{ILS}	0		0.2V _{DD}	V	CMOS Schmitt trigger input* ³
	V _{ILEX}	-0.3		0.4	V	EXTAL* ⁴ , TEX* ⁴
Hysteresis width	V _{IHS} - V _{ILS}		0.5		V	CMOS Schmitt trigger input* ³
Operating temperature	T _{opr}	-20		+75	°C	

*¹ AV_{DD} and V_{DD} must be the same voltage.*² Normal input port (PA to PC, PD₂, PD₃, PE, PF₁, PF₃ to PF₅, PH₀, PH₂, PI to PM, PN₁, PN₂, PN₅, PN₆, PO₁, PO₂, DREQ₀, DREQ₁, MSDIO, TDI, TMS, TRST, TCK, PWE and TEST₀ to TEST₂).*³ Each pin of EC₀, EC₂, CT_{0ED0}, CT_{0ED1}, CT_{1ED0}, CT_{1ED1}, CT_{2ED0}, CT_{2ED1}, RxD₀, RxD₁, SCK₀ to SCK₂, SCS₀ to SCS₂, INT₈, INT₉, MSINS and RST.*⁴ Specified only during external clock input.

Electrical Characteristics

DC Characteristics ($V_{DD} = 2.7$ to $3.6V$)(Topr = -20 to $+75^{\circ}C$, $V_{SS} = 0V$ reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V_{OH}	PA to PC, PE to PL, PN, PO, T1, T3, TxD0, TxD1, MCS0, MCS1, MA0 to MA18, MD0 to MD7, MRD, MWE, CS0 to CS5, A0 to A23, D0 to D15, RD, LWR, LB, UWR, UB, WE, RST	$I_{OH} = -0.5mA$	$V_{DD} - 0.4$			V
		BEEP, TXOUT, SCK0 to SCK2, SO0 to SO2, DACK0, DACK1, MSDIR, MSBS, MSSCLK, MSDIO, RTCK, TDO, XOUT, CKO	$I_{OH} = -4mA$	$V_{DD} - 0.4$			V
Low level output voltage	V_{OL}	PA to PC, PE to PL, PN, PO, T1, T3, TxD0, TxD1, MCS0, MCS1, MA0 to MA18, MD0 to MD7, MRD, MWE, CS0 to CS5, A0 to A23, D0 to D15, RD, LWR, LB, UWR, UB, WE, RST	$I_{OL} = 1mA$			0.4	V
		PD, BEEP, TXOUT, SCK0 to SCK2, SO0 to SO2, DACK0, DACK1, MSDIR, MSBS, MSSCLK, MSDIO, RTCK, TDO, XOUT, CKO	$I_{OL} = 4mA$			0.4	V
Input current	I_{IHE}	EXTAL	$V_{IH} = 3.6V$	0.1		10	μA
	I_{ILE}		$V_{IL} = 0.4V$	-0.1		-10	μA
	I_{IHT}	TEX	$V_{IH} = 3.6V$	0.1		10	μA
	I_{ILT}		$V_{IL} = 0.4V$	-0.1		-10	μA
	I_{IH}	\overline{TRST}	$V_{IH} = 3.6V$	20	100	240	μA
	I_{IL}	PA to PC, PE to PL, PN, PO, WAIT, INT0 to INT9, EC0, EC2, CT0ED0, CT0ED1, CT1ED0, CT1ED1, CT2ED0, CT2ED1, RxD0, RxD1, MD0 to MD7, D0 to D15, SCK0 to SCK2, SI0 to SI2, SCS0 to SCS2*1	$V_{IL} = V_{SS}$	-20	-50	-120	μA
		TDI, TMS, TCK	$V_{IL} = V_{SS}$	-20	-100	-240	μA

*1 PA to PC, PE to PL, PN, PO, \overline{WAIT} , INT0 to INT9, EC0, EC2, CT0ED0, CT0ED1, CT1ED0, CT1ED1, CT2ED0, CT2ED1, RxD0, RxD1, MD0 to MD7, D0 to D15, SCK0 to SCK2, SI0 to SI2 and SCS0 to SCS2 pins specify the input current when the pull-up resistor is selected, and specify leakage current when non-resistor is selected.

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
I/O leakage current	I _{ZH}	PD2, PD3, PM, AN0 to AN3, DREQ0, DREQ1, MSDIO, MSINS, PA to PC, PE to PL, PN, PO, WAIT, INT0 to INT9, EC0, EC2, CT0ED0, CT0ED1, CT1ED0, CT1ED1, CT2ED0, CT2ED1, RxD0, RxD1, MD0 to MD7, D0 to D15, SCK0 to SCK2, SI0 to SI2, SCS0 to SCS2	V _I = 3.6V			10	μA
	I _{ZL}	PD2, PD3, PM, AN0 to AN3, DREQ0, DREQ1, MSDIO, MSINS, PA to PC, PE to PL, PN, PO, WAIT, INT0 to INT9, EC0, EC2, CT0ED0, CT0ED1, CT1ED0, CT1ED1, CT2ED0, CT2ED1, RxD0, RxD1, MD0 to MD7, D0 to D15, SCK0 to SCK2, SI0 to SI2, SCS0 to SCS2*1	V _I = 0V			-10	μA
Supply current*2	I _{DD1}	V _{DD}	Main execution mode 18.432MHz crystal oscillation (C ₁ = C ₂ = 10pF)			60	mA
	I _{DD11}		Main idle mode 18.432MHz crystal oscillation (C ₁ = C ₂ = 10pF)			32	mA
	I _{DD51}		Sub sleep mode 32.768kHz crystal oscillation (C ₁ = C ₂ = 10pF)			500	μA
			T _a = -20 to +25°C			80	μA
	I _{DD52}		Stop mode 32.768kHz oscillation stop			500	μA
T _a = -20 to +25°C				50	μA		
Input capacity	C _{IN}	PA to PC, PD2, PD3, PE to PO, WAIT, INT0 to INT9, EC0, EC2, CT0ED0, CT0ED1, CT1ED0, CT1ED1, CT2ED0, CT2ED1, RxD0, RxD1, MD0 to MD7, D0 to D15, AN0 to AN3, SCK0 to SCK2, SI0 to SI2, SCS0 to SCS2, MSDIO, EXTAL, TEX, RST, TEST0	Clock 1MHz 0V other than the measured pins			11	pF
		DREQ0, DREQ1, MSINS, TDI, TMS, TRST, TCK, TEST1, TEST2, PWE				9	pF

*1 PA to PC, PE to PL, PN, PO, WAIT, INT0 to INT9, EC0, EC2, CT0ED0, CT0ED1, CT1ED0, CT1ED1, CT2ED0, CT2ED1, RxD0, RxD1, MD0 to MD7, D0 to D15, SCK0 to SCK2, SI0 to SI2 and SCS0 to SCS2 pins specify the input current when the pull-up resistor is selected, and specify leakage current when non-resistor is selected.

*2 When all output pins are left open and XOUT/CKO = "L" (POSL register SLCKO bit = "00" or "01").

AC Characteristics

(1) Clock timing

(Topr = -20 to +75°C, VDD = 2.7 to 3.6V, VSS = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Main oscillation input clock frequency	f_{EX}	XTAL EXTAL	Fig. 1, Fig. 2	1		20	MHz
Main oscillation input clock pulse width	t_{XL} , t_{XH}	XTAL EXTAL	Fig. 1, Fig. 2 External clock drive	22.5			ns
Main oscillation input clock rise time, fall time	t_{CR} , t_{CF}	XTAL EXTAL	Fig. 1, Fig. 2 External clock drive			100/ f_{EX}	ns
Sub oscillation input clock frequency	f_{TEX}	TEX TX	Fig. 2 32kHz clock applied condition		32.768		kHz
Event count input clock pulse width	t_{EH} , t_{EL}	EC0 EC2	Fig. 3	2/ f_{PS4}			μ s
Event count input clock rise time, fall time	t_{ER} , t_{EF}	EC0 EC2	Fig. 3			1	ms

Note) f_{PS4} is $f_{SRC}/16$ (MHz) for output f_{SRC} of main oscillation circuit.




Fig. 1. Clock timing




Fig. 2. System clock applied condition




Fig. 3. Event count input timing

(2) Serial transfer (CH0, CH1, CH2)

(Topr = -20 to +75°C, VDD = 2.7 to 3.6V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{\text{SCS}} \downarrow \rightarrow \overline{\text{SCK}}$ delay time	t_{DCSK}	$\overline{\text{SCK0}}$ $\overline{\text{SCK1}}$ $\overline{\text{SCK2}}$	External start transfer mode			
			Input mode (SCKOE = "1")	100		ns
			Output mode		100	ns
$\overline{\text{SCS}} \uparrow \rightarrow \overline{\text{SCK}}$ float delay time	t_{DCSKF}	$\overline{\text{SCK0}}$ $\overline{\text{SCK1}}$ $\overline{\text{SCK2}}$	External start transfer mode ($\overline{\text{SCK}}$ = output mode, SCKOE = "1")		100	ns
$\overline{\text{SCS}} \downarrow \rightarrow \text{SO}$ delay time	t_{DCSO}	SO0 SO1 SO2	External start transfer mode (SOEN = "1")		100	ns
$\overline{\text{SCS}} \uparrow \rightarrow \text{SO}$ float delay time	t_{DCSOF}	SO0 SO1 SO2	External start transfer mode (SOEN = "1")		100	ns
$\overline{\text{SCS}}$ high level width	t_{WHCS}	$\overline{\text{SCS0}}$ $\overline{\text{SCS1}}$ $\overline{\text{SCS2}}$	External start transfer mode	200		ns
$\overline{\text{SCK}}$ interval time	t_{KINT}	$\overline{\text{SCK0}}$	$\overline{\text{SCK}}$ input mode			
			Internal start high-speed transfer mode	$\frac{6000}{f_{\text{SYS}}} + \frac{2000}{f_{\text{SIO}}} + \frac{t_{\text{KCY}}}{2}$		ns
			External start high-speed transfer mode	$\frac{6000}{f_{\text{SYS}}} + \frac{3000}{f_{\text{SIO}}} + \frac{t_{\text{KCY}}}{2}$		ns
$\overline{\text{SCK}}$ cycle time	t_{KCY}	$\overline{\text{SCK0}}$ $\overline{\text{SCK1}}$ $\overline{\text{SCK2}}$	Input mode	400		ns
			Output mode	$1000/f_{\text{SCK}}$		ns
$\overline{\text{SCK}}$ high, low pulse width	t_{KH} t_{KL}	$\overline{\text{SCK0}}$ $\overline{\text{SCK1}}$ $\overline{\text{SCK2}}$	Input mode	200		ns
			Output mode	$500/f_{\text{SCK}} - 50$		ns
Input setup time (for $\overline{\text{SCK}} \uparrow$)	t_{SIK}	SI0 SI1 SI2	$\overline{\text{SCK}}$ input mode	50		ns
			$\overline{\text{SCK}}$ output mode	75		ns
SI input hold time (for $\overline{\text{SCK}} \uparrow$)	t_{KSI}	SI0 SI1 SI2	$\overline{\text{SCK}}$ input mode	100		ns
			$\overline{\text{SCK}}$ output mode	50		ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ delay time	t_{KSO}	SO0 SO1 SO2	$\overline{\text{SCK}}$ input mode		75	ns
			$\overline{\text{SCK}}$ output mode		50	ns

Notes) 1. The load condition for the $\overline{\text{SCK}}$ output mode and SO output delay time is 50pF.

2. f_{SIO} is $f_{\text{SRC}}/2$ (MHz) for output f_{SRC} of main oscillation circuit. As for f_{SCK} and f_{SYS} , see the following.

Serial clock selection	f_{SCK} (MHz)
PS3*1	$f_{\text{SRC}}/8$
PS4*1	$f_{\text{SRC}}/16$
PS5	$f_{\text{SRC}}/32$
PS6	$f_{\text{SRC}}/64$
PS7*2	$f_{\text{SRC}}/128$
PS8*2	$f_{\text{SRC}}/256$

Serial clock frequency division ratio	f_{SCK} (MHz)
No frequency division	No
2 frequency division	$f_{\text{SRC}}/2$
4 frequency division	$f_{\text{SRC}}/4$
16 frequency division	$f_{\text{SRC}}/16$

*1 CH1, CH2 only *2 CH0 only




Fig. 4. Serial transfer CH0, CH1, CH2 timing

(3) Serial transfer (memory stick)

(Topr = -20 to +75°C, VDD = 2.7 to 3.6V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
MSSCLK cycle time	t _{KCY}	MSSCLK		1000/f _{MSCK}		ns
MSSCLK high, low pulse width	t _{KH} t _{KL}	MSSCLK		500/f _{MSCK} - 5		ns
MSBS output delay time	t _{BSD}	MSBS	For MSSCLK ↓		10	ns
MSDIO output delay time	t _{DIOD}	MSDIO	For MSSCLK ↓		10	ns
MSDIO input setup time	t _{DIOS}	MSDIO	For MSSCLK ↑	18		ns
MSDIO input hold time	t _{DIOH}	MSDIO	For MSSCLK ↑	5		ns
MSDIR output delay time	t _{DIRD}	MSDIR	For MSSCLK ↓		10	ns

Notes) 1. The load condition is 26pF.2. f_{MSCK} is as follows for output f_{SRC} of main oscillation circuit.

Shift clock frequency division ratio	f _{MSCK} (MHz)
No frequency division	f _{SRC}
2 frequency division	f _{SRC} /2
4 frequency division	f _{SRC} /4
8 frequency division	f _{SRC} /8




Fig. 5. Memory stick transfer timing

(4) A/D converter characteristics

(Topr = -20 to +75°C, VDD = 2.7 to 3.6V, VDD = AVDD, VSS = AVSS = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Absolute error						±3	LSB
Conversion time	t _{CONV}			19/f _{PS4}		20/f _{PS4}	μs
Sampling time	t _{SAMP}				5/f _{PS4}		μs
Reference input voltage	V _{REF}	AV _{REF}	V _{DD} = AV _{DD} = 2.7V	AV _{DD} - 0.3		AV _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN3		0		AV _{REF}	V

Note) f_{PS4} is f_{SRC}/16 (MHz) for output f_{SRC} of main oscillation circuit.

Conversion time indicates the time required from conversion start to ADC interruption request occurrence when 1 channel is selected. This includes sampling time.




Fig. 6. Definition of A/D converter terms

(5) Interruption and reset input

(Topr = -20 to +75°C, VDD = 2.7 to 3.6V, VSS = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
External interruption high, low level width	t _{IH} t _{IL}	INT0 to INT9		100	200		ns
Reset input high, low level width	t _{IH} t _{IL}	$\overline{\text{RST}}$			32/f _{SRC}		μs

Note) f_{SRC} is output of main oscillation circuit.




Fig. 7. Interruption input, $\overline{\text{RST}}$ input timing

Appendix




Fig. 8. Recommended oscillation circuit



Manufacturer	Model	fc (MHz)	C1 ₁ (pF)	C2 ₁ (pF)	Rd ₁ (Ω)	Circuit example
RIVER EIETEC CO., LTD.	FCK-03	18.432	12	12	0	(i)

*1 As for (ii) sub oscillation circuit C1₂, C2₂ and Rd₂, decide them by seeing matching with oscillator.

Package Outline

Unit: mm

176PIN LFLGA (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	LFLGA-176P-01
EIAJ CODE	P-LFLGA176-13X13-0.8
JEDEC CODE	_____

PACKAGE MATERIAL	ORGANIC SUBSTRATE
TERMINAL TREATMENT	NICKEL & GOLD PLATING
TERMINAL MATERIAL	COPPER
PACKAGE MASS	0.5g