

**Preliminary Specifications** 

#### **FEATURES:**

- ROM + SRAM ROM/RAM Combo
  - SST30VR041: 512K x8 ROM + 128K x8 SRAM
- SST30VR043: 512K x8 ROM + 32K x8 SRAM
- ROM/RAM combo on a monolithic chip
- Equivalent ComboMemory (Flash + SRAM): SST31LF041A for code development and pre-production
- Wide Operating Voltage Range: 2.7-3.3V
- Chip Access Time
  - SST30VR041 70 ns and 150 ns
  - SST30VR043 150 ns

- Low Power Dissipation:
  - Standby: 1.0 μW (Typical)Operating: 3.0 mW (Typical)
- Fully Static Operation
  - No clock or refresh required
- Three state Outputs
- · Packages Available
  - 32-pin TSOP (8mm x14mm)


#### PRODUCT DESCRIPTION

The SST30VR041/043 are ROM/RAM combo chips consisting of 4 Mbit Read Only Memory organized as 512 KBytes and a Static Random Access Memory organized as either 128 or 32 KBytes. Output Enable Input (OE#) is pin-shared with RAMCS# (RAM Enable Input) signal in order to maintain the standard 32-pin TSOP package.

The device is fabricated using SST's advanced CMOS low power process technology.

The SST30VR041/043 have an output enable input for precise control of the data outputs. It also has two (2) separate chip enable inputs for selection of either RAM or ROM and for minimizing current drain during power-down mode.

The SST30VR041/043 is particularly well suited for use in low voltage (2.7-3.3V) supplies such as pagers, organizers and other handheld applications.





**Preliminary Specifications** 




FIGURE 1: PIN ASSIGNMENTS FOR 32-PIN TSOP

TABLE 1: PIN DESCRIPTION

Symbol	Pin Name
A <sub>MS</sub> <sup>1</sup> -A <sub>0</sub>	Address Inputs, for ROM: $A_{MS} = A_{18}$ , for RAM: $A_{MS} = A_{16}$ for SST30VR041 $A_{14}$ for SST30VR043
WE#	Write Enable Input
OE#/RAMCS#	Output Enable/RAM Enable Input
ROMCS#	ROM Enable Input
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/Output
$V_{DD}$	Power Supply
V <sub>SS</sub>	Ground

<sup>1.</sup>  $A_{MS} = Most significant address$ 

T1.2 381





**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	20°C to +85°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin Relative to V <sub>SS</sub>	0.5V to V <sub>DD</sub> + 0.5V
Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	0.5V to 4.0V
Power Dissipation	
Soldering Temperature (10 Seconds Lead Only)	260°C

#### **OPERATING RANGE**

Range	Ambient Temp	$V_{DD}$
Commercial	0°C to +70°C	2.7-3.3V
Extended	-20°C to +85°C	2.7-3.3V

#### **AC CONDITIONS OF TEST**

Input Pulse Level
Input & Output Timing Reference Levels V <sub>DD</sub> /2
Input Rise/Fall Time 5 ns
Output Load
Output Load

### TABLE 2: RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
$V_{DD}$	Supply Voltage	2.7	3.3	V
$V_{SS}$	Ground	0	0	V
$V_{IH}$	Input High Voltage	2.4	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.3	0.3	V

T2.0 381

#### TABLE 3: DC OPERATING CHARACTERISTICS

		$V_{DD} = 3.0 \pm 0.3 V$			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD1</sub>	ROM Operating Supply Current		4.0+1.1(f) <sup>1</sup>	mA	$\begin{aligned} & \text{ROMCS\#} = \text{V}_{\text{IL}}, \text{ RAMCS\#} = \text{V}_{\text{IH}}, \\ & \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}, I_{\text{I/O}}} = \text{Opens} \end{aligned}$
$I_{DD2}$	RAM Operating Supply Current		2.5+1(f) <sup>1</sup>	mA	ROMCS# = V <sub>IH</sub> , RAMCS# = V <sub>IL</sub> , I <sub>I/O</sub> = Opens
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		10	μA	$\begin{aligned} & \text{ROMCS\#} \geq \text{V}_{\text{DD}}\text{-}0.2\text{V},  \text{RAMCS\#} \geq \text{V}_{\text{DD}}\text{-}0.2\text{V} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{DD}}\text{-}0.2\text{V}  \text{or}  \text{V}_{\text{IN}} \leq 0.2\text{V} \end{aligned}$
ILI	Input Leakage Current	-1	1	μΑ	$V_{IN} = V_{SS}$ to $V_{DD}$
I <sub>LO</sub>	Output Leakage Current	-1	1	μA	ROMCS# = RAMCS# = $V_{IH}$ or OE# = $V_{IH}$ or WE# = $V_{IL}$ , $V_{I/O}$ = $V_{SS}$ to $V_{DD}$
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 1.0 mA
$V_{OH}$	Output High Voltage	2.2		V	I <sub>OH</sub> = -0.5 mA

T3.4 381

<sup>1.</sup> f = Frequency of operation (MHz) = 1/cycle time




**Preliminary Specifications** 

TABLE 4: CAPACITANCE (Ta = 25°C, f=1 Mhz)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	8 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

T4.1 381

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

Note: V<sub>IT</sub> - V<sub>INPUT</sub> Test V<sub>OT</sub> - V<sub>OUTPUT</sub> Test V<sub>IHT</sub> - V<sub>INPUT</sub> HIGH Test V<sub>ILT</sub> - V<sub>INPUT</sub> LOW Test

FIGURE 2: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 3: A TEST LOAD EXAMPLE





## **AC CHARACTERISTICS**

# I. ROM Operation

TABLE 5: READ CYCLE TIMING PARAMETERS  $V_{DD} = 3.0V \pm 0.3$ 

		SST30VR041-70		SST30VR0	41/043-150	
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		150		ns
$T_{AA}$	Address Access Time		70		150	ns
$T_CO$	Chip Select to Output		70		150	ns
$T_OE$	Output Enable to Valid Output		35		70	ns
$T_{LZ}$	Chip Select to Low-Z Output	0		0		ns
$T_{OLZ}$	Output Enable to Low-Z Output	0		0		ns
$T_{HZ}$	Chip Disable to High-Z Output		25		30	ns
$T_{OHZ}$	Output Disable to High-Z Output		25		30	ns
T <sub>OH</sub>	Output Hold from Address Change	10		15		ns

T5.2 381





FIGURE 4: ROM READ CYCLE TIMING DIAGRAM (ADDRESS CONTROLLED) (ROMCS# = OE# = VIL)



**Preliminary Specifications** 



- Notes: 1.  $T_{HZ}$  and  $T_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .
  - At any given temperature and voltage condition T<sub>HZ</sub>(max) is less than T<sub>LZ</sub>(min) both for a given device and from device to device.

FIGURE 5: ROM READ CYCLE TIMING DIAGRAM (ROMCS# & OE# CONTROLLED)

## II. SRAM Operation (ROMCS# = VIH)

TABLE 6: READ CYCLE TIMING PARAMETERS VDD = 3.0V±0.3

		SST30VR041-70		SST30VR041/043-150		
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		150		ns
T <sub>AA</sub>	Address Access Time		70		150	ns
$T_{CO}$	Chip Select to Output		70		150	ns
$T_{LZ}$	Chip Select to Low-Z Output	0		0		ns
$T_{HZ}$	Chip Disable to High-Z Output		25		30	ns
T <sub>OH</sub>	Output Hold from Address Change	10		15		ns

T6.2 381

TABLE 7: WRITE CYCLE TIMING PARAMETERS V<sub>DD</sub> = 3.0V±0.3

		SST30V	SST30VR041-70		SST30VR041/043-150	
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>WC</sub>	Write Cycle Time	70		150		ns
$T_CW$	Chip Select to End-of-Write	60		120		ns
$T_{AW}$	Address Valid to End-of-Write	60		120		ns
T <sub>AS</sub>	Address Set-up Time	0		0		ns
$T_WP$	Write Pulse Width	60		120		ns
$T_{WR}$	Write Recovery Time	0		0		ns
$T_{WHZ}$	Write to Output High-Z		30		60	ns
$T_DW$	Data to Write Time Overlap	30		60		ns
$T_DH$	Data Hold from Write Time	0		0		ns
$T_{OW}$	End Write to Output Low-Z	0		10		ns

T7.2 381









FIGURE 6: SRAM READ CYCLE TIMING DIAGRAM (ADDRESS CONTROLLED) (OE#/RAMCS# = VIL, WE# = VIH)




- Notes: 1.  $T_{HZ}$  and  $T_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the V<sub>OH</sub> or V<sub>OL</sub>.

  2. At any given temperature and voltage condition T<sub>HZ</sub>(max) is less than T<sub>LZ</sub>(min) both for a given
  - device and from device to device.
  - 3. WE# is high for Read cycle.

FIGURE 7: SRAM READ CYCLE TIMING DIAGRAM (OE#/RAMCS# CONTROLLED)



**Preliminary Specifications** 



Notes: 1. A write occurs during the overlap (T<sub>WP</sub>) of a low RAMCS# and low WE#. A write begins at the latest transition among RAMCS# going low and WE# going low: A write end at the earliest transition among RAMCS# going high and WE# going high, T<sub>WP</sub> is measured from the beginning of write to the end of write.

- 2.  $T_{\mbox{CW}}$  is measured from the later of RAMCS# going low to the end of write.
- 3. TAS is measured from the address valid to the beginning of write.
- 4. T<sub>WR</sub> is measured from the end of write to the address change.
- 5. If RAMCS#, WE# are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If RAMCS# goes low simultaneously with WE# going low or after WE# going low, the outputs remain high impedance state.
- 7. DOLLT is the same phase of the latest written data in this write cycle.
- 8.  $D_{\mbox{OUT}}$  is the read data of new address
- 9. ROMCS# = V<sub>IH</sub>

#### FIGURE 8: SRAM WRITE CYCLE TIMING DIAGRAM

TABLE 8: FUNCTIONAL DESCRIPTION/TRUTH TABLE


Address Inputs	ROMCS#	OE#/RAMCS# <sup>1</sup> (Pin 32)	WE#	DQ <sub>7</sub> -DQ <sub>0</sub>	
X <sup>2</sup>	Н	Н	Х	Z	Standby
A <sub>MS</sub> <sup>3</sup> -A <sub>0</sub>	L	OE# (H)	Х	Z	Output Floating
A <sub>MS</sub> <sup>3</sup> -A <sub>0</sub>	L	OE# (L)	Х	D <sub>OUT</sub>	ROM Read
Only A <sub>MS</sub> <sup>4</sup> -A <sub>0</sub> are valid	Н	RAMCS# (L)	Н	D <sub>OUT</sub>	RAM Read
Only A <sub>MS</sub> <sup>4</sup> -A <sub>0</sub> are valid	Н	RAMCS# (L)	L	D <sub>IN</sub>	RAM Write

T8.3 381

- 1. OE# & RAMCS# are pin-shared
- 2. X means Don't Care.
- 3. For ROM: A<sub>MS</sub> = A<sub>18</sub> for SST30VR041 and SST30VR043
- 4. For RAM:  $A_{MS}=A_{16}$  for SST30VR041,  $A_{18}$ - $A_{17}$  must be fixed to "L" or "H"  $A_{MS}=A_{14}$  for SST30VR043,  $A_{18}$ - $A_{15}$  must be fixed to "L" or "H"







#### SST30VR041 Valid combinations

SST30VR041-70-C-WH

SST30VR041-150-C-WH

SST30VR041-70-C-U1

SST30VR041-150-C-U1

SST30VR041-70-E-WH

SST30VR041-150-E-WH

## SST30VR043 Valid combinations

SST30VR043-150-C-WH

SST30VR043-150-C-U1


SST30VR043-150-E-WH

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



**Preliminary Specifications** 

#### **PACKAGING DIAGRAMS**



32-PIN THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM SST PACKAGE CODE: WH

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.ssti.com