

Data Sheet

#### **FEATURES:**

Flash Organization: 1M x16

 Dual-Bank Architecture for Concurrent Read/Write Operation

16 Mbit: 12 Mbit + 4 Mbit

SRAM Organization:

2 Mbit: 256K x8 or 128K x164 Mbit: 512K x8 or 256K x16

Single 2.7-3.3V Read and Write Operations

Superior Reliability

Endurance: 100,000 Cycles (typical)Greater than 100 years Data Retention

Low Power Consumption:

Active Current: 25 mA (typical)
 Standby Current: 20 μA (typical)
 Hardware Sector Protection (WP#

Hardware Sector Protection (WP#)

 Protects 4 outer most sectors (4 KWord) in the larger bank by holding WP# low and unprotects by holding WP# high

Hardware Reset Pin (RST#)

Resets the internal state machine to reading data array

· Sector-Erase Capability

Uniform 1 KWord sectors

Block-Erase Capability

- Uniform 32 KWord blocks

• Read Access Time

Flash: 70 and 90 nsSRAM: 70 and 90 ns

Latched Address and Data

Fast Erase and Word-Program:

Sector-Erase Time: 18 ms (typical)
Block-Erase Time: 18 ms (typical)
Chip-Erase Time: 70 ms (typical)
Word-Program Time: 14 µs (typical)
Chip Rewrite Time: 8 seconds (typical)

Automatic Write Timing

- Internal V<sub>PP</sub> Generation

End-of-Write Detection

Toggle BitData# Polling

- Data# Polling

Ready/Busy# pin

• CMOS I/O Compatibility

JEDEC Standard Command Set

 Conforms to Common Flash Memory Interface (CFI)

Packages Available

- 56-ball LFBGA (8mm x 10mm)

#### PRODUCT DESCRIPTION

The SST34HF1621/1641 ComboMemory devices integrate a 1M x16 CMOS flash memory bank with a 256K x8/128K x16 or 512K x8/256K x16 CMOS SRAM memory bank in a Multi-Chip Package (MCP). These devices are fabricated using SST's proprietary, high-performance CMOS SuperFlash technology incorporating the split-gate cell design and thick oxide tunneling injector to attain better reliability and manufacturability compared with alternate approaches. The SST34HF1621/1641 devices are ideal for applications such as cellular phones, GPSs, PDAs and other portable electronic devices in a low power and small form factor system.

The SST34HF1621/1641 features dual flash memory bank architecture allowing for concurrent operations between the two flash memory banks and the SRAM. The devices can read data from either bank while an Erase or Program operation is in progress in the opposite bank. The two flash memory banks are partitioned into 4 Mbit and 12 Mbit with top or bottom sector protection options for storing boot code, program code, configuration/parameter data and user data.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles. The SST34HF1621/1641 devices offer a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years. With high performance Word-Program, the flash memory banks provide a typical Word-Program time of 14 usec. The entire flash memory bank can be erased and programmed word-byword in typically 8 seconds for the SST34HF1621/1641, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent flash write, the SST34HF1621/ 1641 devices contain on-chip hardware and software data protection schemes.



**Data Sheet** 

The flash and SRAM operate as two independent memory banks with respective bank enable signals. The memory bank selection is done by two bank enable signals. The SRAM bank enable signal, BES1# and BES2, selects the SRAM bank. The flash memory bank enable signal, BEF#, has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The memory banks are superimposed in the same memory address space where they share common address lines, data lines, WE# and OE# which minimize power consumption and area. Bus contention is eliminated as the device will not recognize both bank enables as being simultaneously active.

Designed, manufactured, and tested for applications requiring low power and small form factor, the SST34HF1621/1641 are offered in both commercial and extended temperatures and a small footprint package to meet board space constraint requirements.

## **Device Operation**

The SST34HF1621/1641 uses BES1#, BES2 and BEF# to control operation of either the flash or the SRAM memory bank. When BEF# is low, the flash bank is activated for Read, Program or Erase operation. When BES1# is low, and BES2 is high the SRAM is activated for Read and Write operation. BEF# and BES1# cannot be at low level, and BES2 cannot be at high level at the same time. If all bank enable signals are asserted, bus contention will result and the device may suffer permanent damage. All address, data, and control lines are shared by flash and SRAM memory banks which minimizes power consumption and loading. The device goes into standby when BEF# and BES1# bank enables are raised to V<sub>IHC</sub> (Logic High) or when BEF# is high and BES2 is low.

### **Concurrent Read/Write Operation**

Dual bank architecture of SST34HF1621/1641 devices allows the Concurrent Read/Write operation whereby the user can read from one bank while program or erase in the other bank. This operation can be used when the user needs to read system code in one bank while updating data in the other bank. See Figure 1 for Dual-Bank Memory Organization.

### **CONCURRENT READ/WRITE STATE TABLE**

Fla	ash	
Bank 1	Bank 2	SRAM
Read	Write	No Operation
Write	Read	No Operation
Write	No Operation	Read
No Operation	Write	Read
Write	No Operation	Write
No Operation	Write	Write

Note: For the purposes of this table, write means to Block-, Sector, or Chip-Erase, or Word-Program as applicable to the appropriate bank.

### Flash Read Operation

The Read operation of the SST34HF1621/1641 is controlled by BEF# and OE#, both have to be low for the system to obtain data from the outputs. BEF# is used for device selection. When BEF# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either BEF# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 6).

## Flash Word-Program Operation

The SST34HF1621/1641 are programmed on a word-byword basis. Before Program operations, the memory must be erased first. The Program operation consists of three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed typically within 10 µs. See Figures 7 and 8 for WE# and BEF# controlled Program operation timing diagrams and Figure 21 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.



**Data Sheet** 

### Flash Sector/Block-Erase Operation

The Sector/Block-Erase operation allows the system to erase the device on a sector-by-sector or block-by-block basis. The SST34HF1621/1641 offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 1 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. See Figures 12 and 13 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored.

### Flash Chip-Erase Operation

The SST34HF1621/1641 provide a Chip-Erase operation, which allows the user to erase all unprotected sectors/blocks to the "1" state. This is useful when the device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or BEF#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 11 for timing diagram, and Figure 24 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

### Flash Write Operation Status Detection

The SST34HF1621/1641 provide one hardware and two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The hardware detection uses the Ready/Busy# (RY/BY#) pin. The software detection includes two status bits: Data# Polling (DQ $_7$ ) and Toggle Bit (DQ $_6$ ). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Ready/Busy# (RY/BY#), Data# Polling (DQ $_7$ ) or Toggle Bit (DQ $_6$ ) read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result,

i.e., valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

## Ready/Busy# (RY/BY#)

The SST34HF1621/1641 includes a Ready/Busy# (RY/BY#) output signal. RY/BY# is actively pulled low during internal Program/Erase operation. The status of RY/BY# is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Bank-Erase, the RY/BY# is valid after the rising edge of sixth WE# or (CE#) pulse. RY/BY# is an open drain output that allows several devices to be tied in parallel to  $V_{DD}$  via an external pull up resistor. Ready/Busy# is in high impedance whenever OE# or CE# is high or RST# is low.

### Flash Data# Polling (DQ7)

When the SST34HF1621/1641 are in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ<sub>7</sub> may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling (DQ<sub>7</sub>) is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling (DQ7) is valid after the rising edge of sixth WE# (or BEF#) pulse. After the completion of a Program operation, Data# Polling on DQ7 remains active and the device may not return to the Read mode for approximately 1 µs. See Figure 9 for Data# Polling (DQ<sub>7</sub>) timing diagram and Figure 22 for a flowchart.

## Flash Toggle Bit (DQ<sub>6</sub>)

During the internal Program or Erase operation, any consecutive attempts to read DQ $_6$  will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ $_6$  bit will stop toggling. After the completion of a Program operation, DQ $_6$  will stop toggling for approximately 1  $\mu$ s. The device is then ready for the next operation. The Toggle Bit (DQ $_6$ ) is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the



**Data Sheet** 

Toggle Bit (DQ<sub>6</sub>) is valid after the rising edge of sixth WE# (or BEF#) pulse. See Figure 10 for Toggle Bit timing diagram and Figure 22 for a flowchart.

#### **Data Protection**

The SST34HF1621/1641 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

 $\underline{V_{DD}}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, BEF# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

#### **Hardware Block Protection**

The SST34HF1621/1641 provide a hardware block protection which protects the outermost 4 KWord in the larger bank. The block is protected when WP# is held low. See Figure 1 for Block-Protection location.

A user can disable block protection by driving WP# high thus allowing erase or program of data into the protected sectors. WP# must be held high prior to issuing the write command and remain stable until after the entire Write operation has completed.

### **Hardware Reset (RST#)**

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least  $T_{RP}$ , any in-progress operation will terminate and return to Read mode (see Figure 18). When no internal Program/Erase operation is in progress, a minimum period of  $T_{RHR}$  is required after RST# is driven high before a valid Read can take place (see Figure 17).

The Erase operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity.

### **Software Data Protection (SDP)**

The SST34HF1621/1641 provide the JEDEC standard Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent

Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. The SST34HF1621/1641 are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within  $T_{RC}$ . The contents of  $DQ_{15}$ - $DQ_{8}$  are "Don't Care" during any SDP command sequence.

### **Common Flash Memory Interface (CFI)**

The SST34HF1621/1641 also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as Software ID Entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

### **Product Identification**

The Product Identification mode identifies the devices as the SST34HF1621/1641 and manufacturer as SST. This mode may be accessed by software operations only. The hardware device ID Read operation, which is typically used by programmers cannot be used on this device because of the shared lines between flash and SRAM in the multi-chip package. Therefore, application of high voltage to pin A<sub>9</sub> may damage this device. Users may use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Tables 3 and 4 for software operation, Figure 14 for the software ID entry and read timing diagram and Figure 23 for the ID entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION

	ADDRESS	DATA
Manufacturer's ID	0000H	00BFH
Device ID		
SST34HF1621	0001H	2761H
SST34HF1641	0001H	2761H

T1.2 523



**Data Sheet** 

### Product Identification Mode Exit/ CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/ CFI Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 16 for timing waveform and Figure 23 for a flowchart.

### **SRAM Operation**

With BES1# low, BES2 and BEF# high, the SST34HF162x operates as 256K x8 or 128K x16 CMOS SRAM, and the SST34HF164x operates as 512K x8 or 256K x16 CMOS SRAM, with fully static operation requiring no external clocks or timing strobes. The ClOs pin configures the SRAM for x8 or x16 SRAM operation modes. The SST34HF162x SRAM is mapped into the first 256 KByte/128 KWord address space of the device, and the SST34HF164x SRAM is mapped into the first 512 KByte/256 KWord address space. When BES1#, BEF# are high and BES2 is low, all memory banks are


deselected and the device enters standby. Read and Write cycle times are equal. The control signals UBS# and LBS# provide access to the upper data byte and lower data byte. See Table 3 for SRAM Read and Write data byte control modes of operation.

#### SRAM Read

The SRAM Read operation of the SST34HF1621/1641 is controlled by OE# and BES1#, both have to be low with WE# and BES2 high for the system to obtain data from the outputs. BES1# and BES2 are used for SRAM bank selection. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 3, for further details.

#### **SRAM Write**

The SRAM Write operation of the SST34HF1621/1641 is controlled by WE# and BES1#, both have to be low, BES2 have to be high for the system to write to the SRAM. During the Word-Write operation, the addresses and data are referenced to the rising edge of either BES1#, WE#, or the falling edge of BES2 whichever occurs first. The write time is measured from the last falling edge of BES#1 or WE# or the rising edge of BES2 to the first rising edge of BES1#, or WE# or the falling edge of BES2. Refer to the Write cycle timing diagram, Figures 4 and 5, for further details.





**Data Sheet** 

Bottom Sector Protection; 32 KWord Blocks; 1 KWord Sectors FFFFFH Block 31 F8000H F7FFFH Block 30 F0000H **EFFFFH** Block 29 E8000H Bank 2 E7FFFH Block 28 E0000H **DFFFFH** Block 27 D8000H D7FFFH Block 26 D0000H CFFFFH Block 25 C8000H C7FFFH Block 24 C0000H BFFFFH Block 23 B8000H B7FFFH Block 22 B0000H **AFFFFH** Block 21 A8000H A7FFFH Block 20 A0000H 9FFFFH Block 19 98000H 97FFFH Block 18 90000H 8FFFFH Block 17 88000H 87FFFH Block 16 80000H 7FFFFH Block 15 78000H 77FFFH Block 14 70000H Block 13 68000H 67FFFH Block 12 Bank 60000H 5FFFFH Block 11 58000H 57FFFH Block 10 50000H 4FFFFH Block 9 48000H 47FFFH Block 8 40000H 3FFFFH Block 7 38000H 37FFFH Block 6 30000H 2FFFFH Block 5 28000H 27FFFH Block 4 20000H 1FFFFH Block 3 18000H 17FFFH Block 2 10000H 00FFFFH Block 1 H000800 007FFFH 001000H Block 0 4 KWord Sector Protection 000FFFH (Four 1 KWord Sectors) 000000H 523 ILL F02.1

FIGURE 1: SST34HF1621/1641, 1 MBIT X 16 CONCURRENT SUPERFLASH DUAL-BANK MEMORY ORGANIZATION



**Data Sheet** 




FIGURE 2: PIN ASSIGNMENTS FOR 56-BALL LFBGA (8MM x 10MM) COMBOMEMORY PINOUT

**TABLE 2: PIN DESCRIPTION** 

Symbol	Pin Name	Functions			
A <sub>MS</sub> <sup>1</sup> to A <sub>0</sub>	Address Inputs	To provide flash address, $A_{19}$ - $A_0$ . To provide SRAM address, $A_{16}$ - $A_0$ for 2M and $A_{17}$ - $A_0$ for 4M			
SA	Address Input (SRAM)	To provide SRAM address input in byte mode (x8). When CIOs is $V_{IL}$ , the SRAM is in Byte mode and SA provides the most significant address input. When CIOs is $V_{IH}$ , the SRAM is in Word mode and SA becomes a Don't Care pin.			
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Inputs/Outputs	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.			
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low			
BES1#	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES1# is low			
BES2	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES2 is high			
OE#	Output Enable	To gate the data output buffers			
WE#	Write Enable	To control the Write operations			
UBS#	Upper Byte Control (SRAM)	To enable DQ <sub>15</sub> -DQ <sub>8</sub>			
LBS#	Lower Byte Control (SRAM)	To enable DQ <sub>7</sub> -DQ <sub>0</sub>			
CIOs	I/O Configuration (SRAM)	$CIOs = V_{IH}$ is Word mode (x16), $CIOs = V_{IL}$ is Byte mode (x8)			
WP#	Write Protect	To protect and unprotect sectors from Erase or Program operation			
RST#	Reset	To Reset and return the device to Read mode			
RY/BY#	Ready/Busy#	To output the status of a Program or Erase Operation RY/BY# is a open drain output, so a $10K\Omega$ - $100K\Omega$ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.			
V <sub>SS</sub>	Ground				
$V_{DDF}$	Power Supply (Flash)	2.7-3.3V Power Supply to Flash only			
$V_{DDS}$	Power Supply (SRAM)	2.7-3.3V Power Supply to SRAM only			
NC	No Connection	Unconnected pins			

1. A<sub>MS</sub> = Most Significant Address

T2.5 523



**Data Sheet** 

TABLE 3: OPERATIONAL MODES SELECTION<sup>1</sup>

Mode	BEF#	BES1#	BES2 <sup>2</sup>	CIOs <sup>3</sup>	OE#	WE#	SA	LBS#	UBS#	DQ <sub>0-7</sub>	DQ <sub>8-15</sub>
Full Standby	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	HIGH-Z
		Х	V <sub>IL</sub>	Х	Х	Х	Х	Х	Х		
Output Disable	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	HIGH-Z	HIGH-Z
		V <sub>IL</sub>	$V_{IH}$	$V_{IH}$	Х	Х	Х	V <sub>IH</sub>	$V_{IH}$		
	$V_{IL}$	V <sub>IH</sub>	Х	Х	$V_{IH}$	V <sub>IH</sub>	Х	Х	Х	HIGH-Z	HIGH-Z
		Х	V <sub>IL</sub>								
Flash Read	$V_{IL}$	V <sub>IH</sub>	Χ	Х	$V_{IL}$	V <sub>IH</sub>	Х	Х	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
		Х	$V_{IL}$								
Flash Write	V <sub>IL</sub>	V <sub>IH</sub>	Χ	Х	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	D <sub>IN</sub>	D <sub>IN</sub>
		Х	$V_{IL}$								
Flash Erase	$V_{IL}$	$V_{IH}$	X	X	$V_{IH}$	$V_{IL}$	Х	Х	Х	Х	Х
		Х	$V_{IL}$								
SRAM Read	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IH}$	$V_{IL}$	$V_{IH}$	Х	$V_{IL}$	$V_{IL}$	D <sub>OUT</sub>	D <sub>OUT</sub>
								$V_{IH}$	$V_{IL}$	HIGH-Z	D <sub>OUT</sub>
								$V_{IL}$	$V_{IH}$	D <sub>OUT</sub>	HIGH-Z
	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	SA	Х	Х	D <sub>OUT</sub>	HIGH-Z
SRAM Write	V <sub>IH</sub>	$V_{IL}$	$V_{IH}$	$V_{IH}$	Х	$V_{IL}$	Х	$V_{IL}$	$V_{IL}$	D <sub>IN</sub>	D <sub>IN</sub>
								V <sub>IH</sub>	$V_{IL}$	HIGH-Z	D <sub>IN</sub>
								$V_{IL}$	$V_{IH}$	D <sub>IN</sub>	HIGH-Z
	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	V <sub>IL</sub>	SA	Х	Х	D <sub>IN</sub>	HIGH-Z
Product	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х		urer's ID <sup>5</sup>
Identification <sup>4</sup>		Х	V <sub>IL</sub>							Devic	ce ID <sup>5</sup>

T3.6 523

- 1. X can be  $V_{IL}$  or  $V_{IH}$ , but no other value. 2. Do not apply BEF# =  $V_{IL}$ , BES1# =  $V_{IL}$  and BES2 =  $V_{IH}$  at the same time
- 3. SRAM I/O configuration input CIOs;  $V_{IH} = x16$  (word mode),  $V_{IL} = x8$  (byte mode)
- 4. Software mode only
- 5. With  $A_{19}$ - $A_1$  = 0; SST Manufacturer's ID = 00BFH, is read with  $A_0$  = 0, SST34HF1621/1641 Device ID = 2761H, is read with  $A_0 = 1$



**Data Sheet** 

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>								
Word-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA <sub>X</sub> <sup>4</sup>	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA <sub>X</sub> <sup>4</sup>	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry <sup>5</sup>	5555H	AAH	2AAAH	55H	5555H	90H						
CFI Query Entry <sup>5</sup>	5555H	AAH	2AAAH	55H	5555H	98H						
Software ID Exit/ CFI Exit <sup>6</sup>	5555H	AAH	2AAAH	55H	5555H	F0H						

T4.4 523

- 1. Address format  $A_{14}$ - $A_0$  (Hex), Address  $A_{15}$ - $A_{19}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for the Command sequence.
- 2. Data format  $DQ_{15}$ - $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence.
- 3. WA = Program Word address
- SA<sub>X</sub> for Sector-Erase; uses A<sub>19</sub>-A<sub>11</sub> address lines BA<sub>X</sub> for Block-Erase; uses A<sub>19</sub>-A<sub>15</sub> address lines
- 5. The device does not remain in Software Product Identification mode if powered down.
- 6. With  $A_{20}$ - $A_1$  = 0; SST Manufacturer's ID = 00BFH, is read with  $A_0$  = 0

SST34HF1621/1641 Device ID = 2761H, is read with  $A_0 = 1$ .

TABLE 5: CFI QUERY IDENTIFICATION STRING1

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0001H	Primary OEM command set
14H	0007H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

1. Refer to CFI publication 100 for more details.

T5.0 523



Data Sheet

TABLE 6: SYSTEM INTERFACE INFORMATION

Address	Data	Data		
1BH	0027H	V <sub>DD</sub> Min (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts		
1CH	0036H	V <sub>DD</sub> Max (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts		
1DH	0000H	$V_{PP}$ Min (00H = no $V_{PP}$ pin)		
1EH	0000H	$V_{PP}$ Max (00H = no $V_{PP}$ pin)		
1FH	0004H	Typical time out for Word-Program $2^N \mu s$ (24 = 16 $\mu s$ )		
20H	0000H	Typical time out for Min size buffer program 2 <sup>N</sup> μs (00H = not supported)		
21H	0004H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)		
22H	0006H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>6</sup> = 64 ms)		
23H	0001H	Maximum time out for Word-Program $2^N$ times typical ( $2^1 \times 2^4 = 32 \mu s$ )		
24H	0000H	Maximum time out for buffer program 2 <sup>N</sup> times typical		
25H	0001H	Maximum time out for individual Sector/Block-Erase $2^N$ times typical $(2^1 \times 2^4 = 32 \text{ ms})$		
26H	0001H	Maximum time out for Chip-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>6</sup> = 128 ms)		

T6.0 523

**TABLE** 7: DEVICE GEOMETRY INFORMATION

Address	Data	Data
27H	0015H	Device size = 2 <sup>N</sup> Byte (15H = 21; 2 <sup>21</sup> = 2M Bytes)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of byte in multi-byte write = 2 <sup>N</sup> (00H = not supported)
2BH	0000H	
2CH	0002H	Number of Erase Sector/Block sizes supported by device
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	0003H	y = 1023 + 1 = 1024 sectors (03FF = 1023)
2FH	0008H	
30H	0000H	z = 8 x 256 Bytes = 2 KByte/sector (0008H = 8)
31H	001FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	0000H	y = 31 + 1 = 32 blocks (001F = 31)
33H	0000H	
34H	0001H	z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)

T7.0 523



### **Data Sheet**

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	20°C to +85°C
Storage Temperature	65°C to +125°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to $V_{DD}^1$ +0.3V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> <sup>1</sup> +1.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>2</sup>	50 mA

<sup>1.</sup>  $V_{DD} = V_{DDF}$  and  $V_{DDS}$ 

#### **OPERATING RANGE**

Range	Ambient Temp	V <sub>DD</sub>		
Commercial	0°C to +70°C	2.7-3.3V		
Extended	-20°C to +85°C	2.7-3.3V		

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time	5 ns
Output Load	$C_L = 30 pF$
See Figures 19 and 20	

<sup>2.</sup> Outputs shorted for no more than one second. No more than one output shorted at a time.



**Data Sheet** 

TABLE 8: DC OPERATING CHARACTERISTICS (VDD = VDDF AND VDDS = 2.7-3.3V)

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Active V <sub>DD</sub> Current				Address input=V <sub>IL</sub> /V <sub>IH</sub> , at f=1/T <sub>RC</sub> Min, V <sub>DD</sub> =V <sub>DD</sub> Max, all DQs open
	Read				OE#=V <sub>IL</sub> , WE#=V <sub>IH</sub>
	Flash		35	mA	BEF#=V <sub>IL</sub> , BES1#=V <sub>IH</sub> , or BES2=V <sub>IL</sub>
	SRAM		20	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
	Concurrent Operation		60	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
	Write <sup>1</sup>				
	Flash		40	mA	BEF#=V <sub>IL</sub> , BES1#=V <sub>IH</sub> , or BES2=V <sub>IL</sub> , OE#=V <sub>IH</sub>
	SRAM		20	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
I <sub>SB</sub>	Standby V <sub>DD</sub> Current 3.0V		40	μΑ	$V_{DD} = V_{DD}$ Max, BEF#=BES1#= $V_{IHC}$ , BES2= $V_{ILC}$
	3.3V		75	μΑ	
I <sub>ALP</sub>	Auto Low Power Mode 3.0V		40	μΑ	V <sub>DD</sub> =V <sub>DD</sub> Max, BEF#=V <sub>ILC</sub> , WE#=V <sub>IHC</sub> ,
	3.3V		75	μA	All I/O=V <sub>ILC</sub> /V <sub>IHC</sub>
I <sub>RT</sub>	Reset V <sub>DD</sub> Current		30	μΑ	Reset=V <sub>SS</sub> ±0.3V
ILI	Input Leakage Current		1	μΑ	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
$I_{LO}$	Output Leakage Current		1	μΑ	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
$V_{IL}$	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{ILC}$	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{IH}$	Input High Voltage	0.7 V <sub>DD</sub>		V	V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{IHC}$	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OLF</sub>	Flash Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{OHF}$	Flash Output High Voltage	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{OLS}$	SRAM Output Low Voltage		0.4	V	IOL =1 mA, V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{OHS}$	SRAM Output High Voltage	2.2		V	IOH =-500 μA, V <sub>DD</sub> =V <sub>DD</sub> Min

<sup>1.</sup>  $I_{DD}$  active while Erase or Program is in progress.

T8.6 523



**Data Sheet** 

### TABLE 9: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Write Operation	100	μs

T9.1 523

### TABLE 10: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

T10.0 523

### **TABLE 11: FLASH RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T11.1 523

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 

## **AC CHARACTERISTICS**

TABLE 12: SRAM READ CYCLE TIMING PARAMETERS

		SST34HF1	621/1641-70	SST34HF16	521/1641-90	
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RCS</sub>	Read Cycle Time	70		90		ns
T <sub>AAS</sub>	Address Access Time		70		90	ns
T <sub>BES</sub>	Bank Enable Access Time		70		90	ns
T <sub>OES</sub>	Output Enable Access Time		35		45	ns
T <sub>BYES</sub>	UBS#, LBS# Access Time		70		90	ns
T <sub>BLZS</sub> <sup>1</sup>	BES# to Active Output	0		0		ns
T <sub>OLZS</sub> <sup>1</sup>	Output Enable to Active Output	0		0		ns
T <sub>BYLZS</sub> <sup>1</sup>	UBS#, LBS# to Active Output	0		0		ns
T <sub>BHZS</sub> <sup>1</sup>	BES# to High-Z Output		25		35	ns
T <sub>OHZS</sub> <sup>1</sup>	Output Disable to High-Z Output		25		35	ns
T <sub>BYHZS</sub> <sup>1</sup>	UBS#, LBS# to High-Z Output		35		45	ns
T <sub>OHS</sub>	Output Hold from Address Change	10		10		ns

T12.3 523

TABLE 13: SRAM WRITE CYCLE TIMING PARAMETERS

		SST34HF1	621/1641-70	SST34HF16	521/1641-90	
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>WCS</sub>	Write Cycle Time	70		90		ns
T <sub>BWS</sub>	Bank Enable to End-of-Write	60		80		ns
T <sub>AWS</sub>	Address Valid to End-of-Write	60		80		ns
T <sub>ASTS</sub>	Address Set-up Time	0		0		ns
T <sub>WPS</sub>	Write Pulse Width	60		80		ns
T <sub>WRS</sub>	Write Recovery Time	0		0		ns
T <sub>BYWS</sub>	UBS#, LBS# to End-of-Write	60		80		ns
T <sub>ODWS</sub>	Output Disable from WE# Low		30		40	ns
T <sub>OEWS</sub>	Output Enable from WE# High	0		0		ns
T <sub>DSS</sub>	Data Set-up Time	30		40		ns
T <sub>DHS</sub>	Data Hold from Write Time	0		0		ns

T13.3 523

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 

TABLE 14: FLASH READ CYCLE TIMING PARAMETERS VDD = 2.7-3.3V

		SST34HF1	SST34HF1621/1641-70		SST34HF1621/1641-90	
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		90		ns
T <sub>CE</sub>	Chip Enable Access Time		70		90	ns
T <sub>AA</sub>	Address Access Time		70		90	ns
T <sub>OE</sub>	Output Enable Access Time		35		45	ns
T <sub>CLZ</sub> <sup>1</sup>	BEF# Low to Active Output	0		0		ns
T <sub>OLZ</sub> 1	OE# Low to Active Output	0		0		ns
T <sub>CHZ</sub> <sup>1</sup>	BEF# High to High-Z Output		20		30	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		20		30	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		0		ns
T <sub>RP</sub> <sup>1</sup>	RST# Pulse Width	500		500		ns
T <sub>RHR</sub> <sup>1</sup>	RST# High Before Read	50		50		ns
T <sub>RY</sub> <sup>1,2</sup>	RST# Pin Low to Read		150		150	μs

T14.4 523

TABLE 15: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		20	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	40		ns
T <sub>CS</sub>	WE# and BEF# Setup Time	0		ns
T <sub>CH</sub>	WE# and BEF# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	BEF# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	BEF# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> 1	Software ID Access and Exit Time		150	ns
T <sub>BY</sub> <sup>1</sup>	RY/BY# Delay Time	90		ns
T <sub>BR</sub>	Bus Recovery Time		1	μs
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		100	ms


T15.3 523

This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.
 This parameter applies to Sector-Erase and Block-Erase operations. This parameter does not apply to Chip-Erase operations.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.




**Data Sheet** 



A<sub>MSS</sub> = Most Significant SRAM Address

FIGURE 3: SRAM READ CYCLE TIMING DIAGRAM



Notes: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.
2. If BES1# goes Low or BES2 goes high coincident with or after WE# goes Low, the output will remain at high impedance.

If BES1# goes High or BES2 goes low coincident with or before WE# goes High, the output will remain at high impedance.

Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.

FIGURE 4: SRAM WRITE CYCLE TIMING DIAGRAM (WE# CONTROLLED)1






FIGURE 5: SRAM WRITE CYCLE TIMING DIAGRAM (UBS#, LBS# CONTROLLED)1

Notes: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.

2. Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.



Data Sheet





FIGURE 6: FLASH READ CYCLE TIMING DIAGRAM



Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

FIGURE 7: FLASH WE# CONTROLLED WORD-PROGRAM CYCLE TIMING DIAGRAM






FIGURE 8: FLASH BEF# CONTROLLED WORD-PROGRAM CYCLE TIMING DIAGRAM




FIGURE 9: FLASH DATA# POLLING TIMING DIAGRAM



Data Sheet





FIGURE 10: FLASH TOGGLE BIT TIMING DIAGRAM




Note: This device also supports BEF# controlled Chip-Erase operation. The WE# and BEF# signals are interchageable as long as minimum timings are met. (See Table 15) X can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value.

FIGURE 11: FLASH WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM




**Data Sheet** 



Note: This device also supports BEF# controlled Block-Erase operation. The WE# and BEF# signals are interchageable as long as minimum timings are met. (See Table 15) BA<sub>X</sub> = Block Address

X can be VIL or VIH, but no other value.

FIGURE 12: FLASH WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM




Note: This device also supports BEF# controlled Sector-Erase operation. The WE# and BEF# signals are interchageable as long as minimum timings are met. (See Table 15) SA $\chi$  = Sector Address X can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value.

FIGURE 13: FLASH WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



Data Sheet



X can be V<sub>II</sub> or V<sub>IH</sub>, but no other value

FIGURE 14: FLASH SOFTWARE ID ENTRY AND READ





FIGURE 15: FLASH CFI ENTRY AND READ



**Data Sheet** 



Note: X can be VIL or VIH, but no other value

FIGURE 16: FLASH SOFTWARE ID EXIT/CFI EXIT




FIGURE 17: RST# TIMING (WHEN NO INTERNAL OPERATION IS IN PROGRESS)




FIGURE 18: RST# TIMING (DURING SECTOR- OR BLOCK-ERASE OPERATION)



Data Sheet

V<sub>ILT</sub> - V<sub>INPUT</sub> LOW Test




FIGURE 19: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 20: A TEST LOAD EXAMPLE






FIGURE 21: WORD-PROGRAM ALGORITHM






FIGURE 22: WAIT OPTIONS






FIGURE 23: SOFTWARE PRODUCT ID/CFI COMMAND FLOWCHARTS







FIGURE 24: ERASE COMMAND SEQUENCE



**Data Sheet** 

#### PRODUCT ORDERING INFORMATION



### Valid combinations for SST34HF1621

SST34HF1621-70-4C-LFP	SST34HF1621-70-4C-L1P
SST34HF1621-90-4C-LFP	SST34HF1621-90-4C-L1P
SST34HF1621-70-4E-LFP	SST34HF1621-70-4E-L1P
SST34HF1621-90-4E-LFP	SST34HF1621-90-4E-L1P

### Valid combinations for SST34HF1641


SST34HF1641-70-4C-LFP	SST34HF1641-70-4C-L1P
SST34HF1641-90-4C-LFP	SST34HF1641-90-4C-L1P
SST34HF1641-70-4E-LFP	SST34HF1641-70-4E-L1P
SST34HF1641-90-4E-LFP	SST34HF1641-90-4E-L1P

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



**Data Sheet** 

### **PACKAGING DIAGRAMS**




56-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM (64 POSSIBLE BALL POSITIONS) SST PACKAGE CODE: LFP

**Note:** This package will be replaced by L1P which increases the ball size from 400-micron to 450-micron. Check with factory for migration schedule.



**Data Sheet** 



56-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM (64 POSSIBLE BALL POSITIONS) SST PACKAGE CODE: L1P



Data Sheet

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.ssti.com