


Product Description

Stanford Microdevice's CGA-6618 is a high performance GaAs HBT MMIC Amplifier. Designed with the InGaP process technology for excellent reliability. A Darlington configuration is utilized for broadband performance. The heterojunction increases breakdown voltage and minimizes leakage current between junctions. The amplifier contains two amplifiers for use in wideband Push-Pull CATV amplifiers requiring excellent second order performance. The second and third order non-linearities are greatly improved in the push pull configuration.

Amplifier Configuration



CGA-6618

Dual CATV Broadband High Linearity GaAs HBT Amplifier



Product Features

- Excellent CSO/CTB/XMOD Performance at +34 dBmV Output Power per Tone
- Dual Devices in each SOIC-8 Package simplify Push-Pull configuration PC board layout
- Operates from a single supply
- Dropping Resistor provides Temperature Compensation

Applications

- CATV Head End Driver and Predriver Amplifier
- CATV Line Driver Amplifier

Key 75 Ohm Parameters at Room Temperature 50-860MHz CATV Band Data


	Test Conditions: $V_s = 8.0\text{ V}$ $I_b = 160\text{ mA}$	$R_{BIAS} = 39\text{ Ohms}$ $Z_s = Z_L = 75\text{ Ohms}$	$T_L = 25^\circ\text{C}$	Freq.	Units	Min.	Typ.	Max.
Gain				50 MHz 500 MHz 860 MHz	dB		14.0 14.1 14.0	
Output IP2	Tone spacing = 1 MHz Pout/Tone = +6 dBm			50 MHz 500 MHz 860 MHz	dBm		72 82 74	
Output IP3	Tone spacing = 1 MHz Pout/Tone = +6 dBm			50 MHz 500 MHz 860 MHz	dBm		38 40 40	
Output P1dB				50 MHz 500 MHz 860 MHz	dBm		21.5 21.5 21.0	
Input Return Loss				50 MHz 500 MHz 860 MHz	dB		12.5 17.0 13.5	
Output Return Loss				50 MHz 500 MHz 860 MHz	dB		10.0 19.0 13.5	
Noise Figure	Average of 3 devices Balun Insertion Loss Included			50 MHz 500 MHz 860 MHz	dB		3.9 4.1 4.4	
CSO	Worst Case Over Band	79 Ch., Flat, +34dBmV			dBc		81	
CTB	Worst Case Over Band	79 Ch., Flat, +34dBmV			dBc		70	
XMOD	Worst Case Over Band	79 Ch., Flat, +34dBmV			dBc		65	
Vd					V		4.7	

Note: Measured in Push-Pull Application test board


The information provided herein is believed to be reliable at press time. Stanford Microdevices assumes no responsibility for inaccuracies or omissions. Stanford Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Stanford Microdevices does not authorize or warrant any Stanford Microdevices product for use in life-support devices and/or systems. Copyright 2001 Stanford Microdevices, Inc. All worldwide rights reserved.

Typical S-Parameters @ $V_s=8V$, $I_D=160mA$, $R_{BIAS}=39\ \Omega$, $T_L=+25^\circ C$


Gain vs. Frequency



Output Return Loss vs. Frequency



Input Return Loss vs. Frequency









Absolute Maximum Ratings

Parameter	Absolute Limit
Max. Device Current (I_D)	240 mA
Max. RF Input Power	+16 dBm
Max. Junction Temp. (T_J)	+150°C
Operating Temp. Range (T_L)	-40°C to +85°C
Max. Storage Temp.	+150°C

Operation of this device beyond any of these limits may cause permanent damage.


Bias Conditions should also satisfy the following expression: $I_D V_D (\text{max}) < (T_J - T_L) / R_{th(j-l)}$

Typical RF Performance @ $V_s=8V$, $I_D=160mA$, $R_{BIAS}=39\ \Omega$, $T_L=+25^\circ C$




Pin #	Function	Description	Device Pin Out
1	RF IN Device 1	RF input pin. This pin requires the use of an external DC blocking capacitor as shown in the schematic.	
2,3	Ground	Connection to ground. Use via holes for best performance to reduce lead inductance as close to ground leads as possible.	
4	RF IN Device 2	Same as pin 1	
5	RF OUT / Vcc Device 2	RF output and bias pin. Bias should be supplied to this pin through an external series resistor and RF choke inductor. Because DC biasing is present on this pin, a DC blocking capacitor should be used in most applications (see application schematic). The supply side of the bias network should be well bypassed.	
6,7	Ground	Same as pins 2 and 3	
8	RF OUT / Vcc Device 1	Same as pin 5	
EPAD	Ground	Exposed area on the bottom side of the package must be soldered to the ground plane of the board for optimum thermal and RF performance. Several vias should be located under the EPAD as shown in the recommended land pattern below.	


Basic Application Schematic 50-860 MHz



Evolution Board Layout 50-860 MHz



Recommended Land Pattern




Recommended Bias Resistor Values for $I_D=160\text{mA}$

Supply Voltage (V_S)	8V	9V	12V	15V
R_{BIAS}	39 Ω	56 Ω	91 Ω	130 Ω
R_{BIAS} Power Rating	1/2W	1/2W	1W	1W

$$R_{BIAS} = \frac{2(V_S - V_D)}{I_D}$$

Package Outline Drawing



Part Number Ordering Information

Part Number	Devices Per Reel	Reel Size
CGA-6618	500	7"



Caution: ESD sensitive
Appropriate precautions in handling, packaging and testing devices must be observed.



Note: Parts need to be baked prior to use as discussed in application note EAN-101472 (Special handling information for Exposed Pad™ SOIC-8 products) to ensure no moisture is trapped in the encapsulated package. In production, this baking procedure is not necessary if parts are used within 24 hours of opening the sealed shipping materials.