

# 16-BIT MCU WITH 128KBYTE FLASH MEMORY

### HIGH PERFORMANCE CPU

- 16-BIT CPU WITH 4-STAGE PIPELINE.
- 16-BIT CPU WITH 4 STAGE PIPELINE
- 100NS INSTRUCTION CYCLE TIME AT 20MHz CPU CLOCK
- 500NS MULTIPLICATION (16\*16 BIT)
- 1µS DIVISION (32/16 BIT)
- ENHANCED BOOLEAN BIT MANIPULATION FACILITIES
- ADDITIONAL INSTRUCTIONS TO SUPPORT HLL AND OPERATING SYSTEMS
- SINGLE-CYCLE CONTEXT SWITCHING SUPPORT
- MEMORY ORGANIZATION
  - 2K BYTE ON-CHIP INTERNAL RAM
  - 2K BYTE ON-CHIP EXTENSION RAM
  - 128K BYTE ON-CHIP FLASH MEMORY
  - FLASH WITH 4 INDEPENDENTLY ERASABLE BANKS
- FAST AND FLEXIBLE BUS
  - PROGRAMMABLE EXTERNAL BUS CHARACTER-ISTICS FOR DIFFERENT ADDRESS RANGES
  - 8-BIT OR 16-BIT EXTERNAL DATA BUS.
  - MULTIPLEXED OR DE-MULTIPLEXED EXTER-NAL ADDRESS/DATA BUSES
  - FIVE PROGRAMMABLE CHIP-SELECT SIGNALS.
  - HOLD AND HOLD-ACKNOWLEDGE BUS ARBI-
  - TRATION SUPPORT
- FAIL-SAFE PROTECTION
  - PROGRAMMABLE WATCHDOG TIMER
- ON-CHIP CAN 2.0B INTERFACE
- ON-CHIP BOOTSTRAP LOADER
- INTERRUPT
  - 8-CHANNEL PEC FOR SINGLE CYCLE, INTER-RUPT DRIVEN DATA TRANSFER
  - 16-PRIORITY-LEVEL INTERRUPT SYSTEM WITH 56 SOURCES, SAMPLE-RATE DOWN TO 50ns
- TIMERS
  - TWO MULTI-FUNCTIONAL GENERAL-PURPOSE TIMER UNITS WITH 5 TIMERS
  - TWO 16-BIT CAPTURE/COMPARE UNITS
- A/D CONVERTER
- − 16-CHANNEL 10-BIT 9.7µS CONVERSION TIME
   CLOCK GENERATION
  - ON-CHIP PLL.
  - DIRECT CLOCK INPUT
  - UP TO 111 GENERAL PURPOSE I/O LINES – PROGRAMMABLE THRESHOLD (HYSTERESIS)



- IDLE AND POWER DOWN MODES
  - IDLE CURRENT <70mA
  - POWER DOWN SUPPLY CURRENT <100μA.
- 4-CHANNEL PWM UNIT
- SERIAL CHANNELS
  - SYNCHRONOUS/ASYNCH SERIAL CHANNEL.
  - HIGH SPEED SYNCHRONOUS CHANNEL
- ELECTRICAL CHARACTERISTICS – POWER - 5V ± 10%
- DEVELOPMENT SUPPORT
  - C-COMPILERS, MACRO-ASSEMBLER PACKAGES, EMULATORS, EVALUATION BOARDS, HLL-DE-BUGGERS, SIMULATORS, LOGIC ANALYZER DIS-ASSEMBLERS, PROGRAMMING BOARDS
- PACKAGE OPTION
  - 144-PIN PQFP PACKAGE



TABLE OF	CONTENTS	Page
I	INTRODUCTION	4
п	PIN DATA	5
ш	FUNCTIONAL DESCRIPTION	10
IV	MEMORY ORGANIZATION	11
V V.1 V.2 V.2.1	FLASH MEMORY FLASH PROGRAMMING AND ERASING FLASH CONTROL REGISTER (FCR) Flash memory security	<b>12</b> 12 12 14
VI	EXTERNAL BUS CONTROLLER	16
VII	CENTRAL PROCESSING UNIT (CPU)	17
VIII	INTERRUPT SYSTEM	18
IX	CAPTURE/COMPARE (CAPCOM) UNITS	21
<b>X</b> X.1 X.2	GENERAL PURPOSE TIMER (GPT) UNIT GPT1 GPT2	<b>22</b> 22 22
XI	PWM MODULE	25
XII	PARALLEL PORTS	26
XIII	A/D CONVERTER	26
XIV XIV.1 XIV.2	SERIAL CHANNELS ASCO HIGH SPEED SYNCHRONOUS SERIAL CHANNEL (SSC)	<b>27</b> 27 27
XV	CAN MODULE	28
XVI	WATCHDOG TIMER	28
XVII	INSTRUCTION SET	29
XVIII	BOOTSTRAP LOADER	30
XIX	SPECIAL FUNCTION REGISTERS	31
<b>XX</b> XX.1 XX.2 XX.3	ELECTRICAL CHARACTERISTICS	<b>37</b> 37 37 37

# TABLE OF CONTENTS (continued)

# Page

XX.4	A/D CONVERTER CHARACTERISTICS	39
XX.5	AC CHARACTERISTICS	40
XX.5.1	Test waveforms	40
XX.5.2	Definition of internal timing	41
XX.5.3	Direct Drive	41
XX.5.4	Phase locked loop	41
XX.5.5	External clock drive XTAL1	42
XX.5.6	Memory cycle variables	43
XX.5.7	Multiplexed Bus	43
XX.5.8	Demultiplexed Bus	49
XX.5.9	CLKOUT and READY	55
XX.5.10	External Bus Arbitration	57
XXI	PACKAGE MECHANICAL DATA	59
XXII	ORDERING INFORMATION	60
XXIII	REVISION HISTORY	60

### **I - INTRODUCTION**

The ST10F167 is a derivative of the STMicroelectronics 16-bit single-chip CMOS microcontrollers. It combines high CPU performance with

Figure 1 : Logic symbol

high peripheral functionality and enhanced I/O capabilities. It also provides on-chip high-speed RAM and clock generation via PLL.

57



4/61

#### **II - PIN DATA**

Figure 2 : Pin out



Table 1 : Pin list

Symbol	Pin	Туре	Function		
P6.0 –P6.7	1 - 8	I/O	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The following Port 6 pins also serve for alternate functions:		
	1	0	P6.0 CS0 Chip Select 0 Output		
	 5 6 7 8	 0 1 0 0	IIIIIIP6.4CS4Chip Select 4 OutputP6.5HOLDExternal Master Hold Request InputP6.6HLDAHold Acknowledge OutputP6.7BREQBus Request Output		
P8.0 –P8.7	9 - 16	I/O	Port 8 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). The following Port 8 pins also serve for alternate functions:		
	9	I/O	P8.0 CC16IO CAPCOM2: CC16 Capture In/Compare Out		
	 16	 I/O	P8.7 CC23IO CAPCOM2: CC23 Capture In/Compare Out		
P7.0 –P7.7	19 -26	I/O	Port 7 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 7 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or special). The following Port 7 pins also serve for alternate functions:		
	19	0	P7.0 POUT0 PWM Channel 0 Output		
	 22 23	 O I/O	P7.3 POUT3 PWM Channel 3 Output P7.4 CC28IO CAPCOM2: CC28 Capture In/Compare Out		
	 26	 I/O	P7.7 CC31IO CAPCOM2: CC31 Capture In/Compare Out		
P5.0 –P5.15	27-36 39-44	I	Port 5 is a 16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 also serve as the (up to 16) analog input channels for the A/D converter, where P5.x equals ANx (Analog input channel x), or they serve as timer inputs:		
	39 40 41 42 43 44		P5.10T6EUDGPT2 Timer T6 Ext.Up/Down Control InputP5.11T5EUDGPT2 Timer T5 Ext.Up/Down Control InputP5.12T6INGPT2 Timer T6 Count InputP5.13T5INGPT2 Timer T5 Count InputP5.14T4EUDGPT1 Timer T4 Ext.Up/Down Control InputP5.15T2EUDGPT1 Timer T2 Ext.Up/Down Control Input		

Table 1 : Pin list (continued)

Symbol	Pin	Туре	Function
P2.0 –P2.15	47-54 57-64	I/O	Port 2 is a 16-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). The following Port 2 pins also serve for alternate functions:
	47	I/O	P2.0 CC0IO CAPCOM: CC0 Capture In/Compare Out
	 54 57	 I/O I/O I	P2.7       CC7IO       CAPCOM: CC7 Capture In/Compare Out         P2.8       CC8IO       CAPCOM: CC8 Capture In/Compare Out         EX0IN       Fast External Interrupt 0 Input
	 64	 I/O I I	P2.15       CC15IO       CAPCOM: CC15 Capture In/Compare Out         EX7IN       Fast External Interrupt 7 Input         T7IN       CAPCOM2 Timer T7 Count Input
P3.0- P3.13, P3.15	65-70, 73-0, 81	I/O I/O I/O	Port 3 is a 15-bit (P3.14 is missing) bidirectional I/O port. It is bit-wise pro- grammable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special). The following Port 3 pins also serve for alternate functions:
	65 66 67 68 69 70 73 74 75 76 77 78 79 80 81	 0       /0   /0 0  /0 0	P3.0TOINCAPCOM Timer T0 Count InputP3.1T6OUTGPT2 Timer T6 Toggle Latch OutputP3.2CAPINGPT2 Register CAPREL Capture InputP3.3T3OUTGPT1 Timer T3 Toggle Latch OutputP3.4T3EUDGPT1 Timer T3 External Up/Down Control InputP3.5T4INGPT1 Timer T4 Input for Count/Gate/Reload/CaptureP3.6T3INGPT1 Timer T2 Input for Count/Gate/Reload/CaptureP3.7T2INGPT1 Timer T2 Input for Count/Gate/Reload/CaptureP3.8MRSTSSC Master-Receive/Slave-Transmit I/OP3.9MTSRSSC Master-Transmit/Slave-Receive O/IP3.10TxD0ASC0 Clock/Data Output (Asyn./Syn.)P3.11RxD0ASC0 Data Input (Asyn.) or I/O (Syn.)P3.12BHEExt. Memory High Byte Enable Signal, WRHWRHExt. Memory High Byte Write StrobeP3.13SCLKSSC Master Clock Output/Slave Clock InputP3.15CLKOUTSystem Clock Output (=CPU Clock)
P4.0 –P4.7	85-92 85 90	I/O 0 0	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus config- uration, Port 4 can be used to output the segment address lines : P4.0 A16 Least Significant Segment Address Line P4.5 A21 Segment Address Line
	91 92	           	CAN_RxD       CAN Receive Data Input         P4.6       A22       Segment Address Line, CAN_TxD         CAN Transmit Data Output       P4.7       A23
RD	95	0	External Memory Read Strobe. RD is activated for every external instruc- tion or data read access.

Table 1 : Pin list (continued)

Symbol	Pin	Туре	Function	
WR/WRL	96	0	External Memory Write Strobe. In $\overline{\text{WR}}$ -mode this pin is activated for every external data write access. In $\overline{\text{WRL}}$ -mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.	
READY/READY	97	I	Ready Input. The active level is programmable. When the Ready function is enabled, the selected inactive level at this pin during an external mem- ory access will force the insertion of memory cycle time waitstates until the pin returns to the selected active level.	
ALE	98	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.	
ĒĀ	99	I	External Access Enable pin. A low level at this pin during and after Reset forces the ST10F167 to begin instruction execution out of external memory. A high level forces execution out of the internal Flash Memory.	
PORT0: P0L.0-P0L.7, P0H.0-P0H.7	100-107, 108, 111-117	I/O	Port 0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin con- figured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port 0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.	
			Demultiplexed bus modes:	
			Data Path Width         :         8-bit         16-bit           P0L.0         P0L.7         :         D0         D7         D0         D7           P0H.0         P0H.7         :         I/O         D8         D15	
			Multiplexed bus modes:	
			Data Path Width : 8-bit 16-bit P0L.0 – P0L.7 : AD0 – AD7 AD0 - AD7 P0H.0 – P0H.7 : A8 - A15 AD8 - AD15	
PORT1: P1L.0-P1L.7, P1H.0-P1H.7	118-125, 128-135	I/O	Port 1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin con- figured as input, the output driver is put into high-impedance state. Port 1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate functions:	
	132 133 134 135		P1H.4CC24IOCAPCOM2: CC24 Capture InputP1H.5CC25IOCAPCOM2: CC25 Capture InputP1H.6CC26IOCAPCOM2: CC26 Capture InputP1H.7CC27IOCAPCOM2: CC27 Capture Input	
XTAL1	138	I	Input to the oscillator amplifier and input to the internal clock generator	
XTAL2	137	0	Output of the oscillator amplifier circuit.	
			To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.	
RSTIN	140	I	Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F167. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{SS}$ . In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the RSTIN line is pulled low for the duration of the internal reset sequence.	

Table 1 : Pin list (continued)

Symbol	Pin	Туре	Function	
RSTOUT	141	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog-timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.	
NMI	142	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = '0' in SYSCON register, when the PWRDN (power down) instruction is exe- cuted, the NMI pin must be low in order to force the ST10F167 to go into power down mode. If NMI is high and PWDCFG ='0', when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.	
VAREF	37	-	Reference voltage for the A/D converter.	
V <sub>AGND</sub>	38	-	Reference ground for the A/D converter.	
V <sub>PP</sub> /RPD	84	-	Flash programming voltage (ST10F167 ONLY). This pin accepts the programming voltage for ST10F167 derivatives with on-chip Flash memory. It is used also as the timing pin for the return from powerdown circuit and power-up asynchronous reset.	
V <sub>DD</sub>	17, 46, 56, 72, 82, 93, 109, 126, 136, 144	-	Digital Supply Voltage: = + 5 V during normal operation and idle mode. ≥ + 2.5 V during power down mode	
V <sub>SS</sub>	18, 45, 55, 71, 83, 94, 110, 127, 139, 143	-	Digital Ground.	

### **III - FUNCTIONAL DESCRIPTION**

The architecture of the ST10F167 combines advantages of both RISC and CISC processors and an advanced peripheral subsystem.

Figure 3 : Block diagram

The following block diagram gives an overview of the different on-chip components and the high bandwidth internal bus structure of the ST10F167.



#### **IV - MEMORY ORGANIZATION**

The memory space of the ST10F167 is configured in a Von-Neumann architecture. Code memory, data memory, registers and I/O ports are organized within the same linear address space of 16M Byte. The entire memory space can be accessed Bytewise or Wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The ST10F167 provides 128K Byte of on-chip flash memory.

2K Byte of on-chip Internal RAM stores user defined variables for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 Wordwide (R0 to R15) and/or Bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs). 1024 Byte (2 \* 512 Byte) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are Wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for other/ future members of the ST10 family.

2K Byte of on-chip Extension RAM (XRAM) are provided to store user data, user stacks or code. The XRAM is accessed like external memory and cannot be used for the system stack or register banks, and is not bit-addressable. The XRAM allows 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16M Byte of external RAM and/or ROM can be connected to the microcontroller.

### V - FLASH MEMORY

The ST10F167 provides 128K Byte of on-chip, electrically erasable and re-programmable Flash EPROM. The flash memory is organized in 32 bit wide blocks. Double Word instructions can be fetched in one machine cycle. The flash memory can be used for both code and data storage. It is organised into four banks of sizes 8K, 24K, 48K and 48K Byte. Each of these banks can be erased independently. This prevents unnecessary re-programming of the whole flash memory when only partial re-programming is required.

The first 32K Byte of the FLASH memory are located in segment 0 (0h to 007FFFh) during reset, and include the reset and interrupt vectors. The rest of the FLASH memory is mapped in segments 1 and 2 (018000h to 02FFFFh). For flexibility, the first 32K Byte of the FLASH memory may be remapped to segment 1 (01000h to 017FFFh) during initialization. This allows the interrupt vectors to be programmed from the external memory, while retaining the common routines and constants that are programmed into the FLASH memory.

 Table 2 : Flash memory bank addresses

Bank	Addresses (Segment 0)	Size (Byte)
0	000000h to 07FFFh	48K
1	and 018000h to 01BFFFh	48K
2	01C000h to 027FFFh	24K
3	028000h to 02DFFFh	8K
	02E000h to 02FFFFh	

### V.1 - Flash programming and erasing

The FLASH memory is programmed using the PRESTO F Program Write algorithm. Erasure of the FLASH memory is performed in the program mode using the PRESTO F Erase algorithm.

Timing of the Write/Erase cycles is automatically generated by a programmable timer and completion is indicated by a flag. A second flag indicates that the  $V_{PP}$  voltage was correct for the whole pro-

gramming cycle. This guarantees that a good write/erase operation has been carried out.

 Table 3 : Flash Parameters

Parameter	Units	Min	Typical	Мах
Word Programming Time	μsec	12.8	12.8	1250
Bank Erasing Time	sec		0.5	30
Endurance	cycles		1000	
Flash V <sub>PP</sub>	volts	11.4		12.6

### V.2 - Flash Control Register (FCR)

In the standard operation mode, the FLASH memory can be accessed in the same way as the normal mask-programmable on-chip ROM. All appropriate direct and indirect addressing modes can be used for reading the FLASH memory.

All programming or erase operations are controlled via a 16-bit register, the FCR. The FCR is not an SFR or GPR. To prevent inadvertent writing to the FLASH memory, the FCR is locked and inactive during the standard operation mode. The FLASH memory writing mode must be entered before a valid access to the FCR is provided. This is done via a special key code instruction sequence.

The FCR is virtually mapped into the active address space of the Flash memory. It can only be accessed with direct 16-bit (mem) addressing modes. Since the FCR is neither byte, nor bit-addressable, only word operand instructions can be used for FCR accesses. By default, the FCR can be accessed with any even address from 000000h to 07FFFEh and 018000h to 02FFFEh. If the first 32K byte Block of the FLASH memory is mapped to segment 1, the corresponding even FCR addresses are 010000h to 017FFEh. Note that DPP referencing and DPP contents must be considered for FCR accesses. If an FCR access is attempted via an odd address, an illegal operand access hardware trap will occur.

FCR Flash Control Register: Reset Condition: 0000h (Read).



# V - FLASH MEMORY (continued)

Table 4 : Flash control register bit definition

Bit number & name	Description
b15 = FWMSET Flash Writing Mode Set.	This bit is set to "1" automatically once the Flash writing mode is entered. To exit from the Flash writing mode, FWMSET must be set to "0". Since only word values can be written to FCR, care must be taken that FWMSET is not cleared inadvertently. Therefore, for any command written to FCR (except for the return to the Flash standard mode), FWMSET must be set to "1". Reset condition of FWMSET is "0".
b14-b10	These bits are reserved for future development, they must be written to "0".
b9-b8 = BE0,1 Bank erase select.	Select the Flash memory bank to be erased. The physical addresses of bank 0 depends on the which Flash memory map has been chosen. In Flash operating modes, other than the erasing mode, these bits are not significant. At reset BE1,0 are set to "00".
b7 = WDWW Word/double word write.	Determines the word width used for programming operations: 16-bit (WDWW = 0) or 32-bit (WDWW = "1"). In Flash operation modes, other than the programming mode, this bit is not significant. At reset, WDWW is set to "0".
b6-b5 = CKCTL0,1 Flash Timer Clock Con- trol.	Control the width (TPRG) of the programming or erase pulses applied to the Flash memory cells during the operation. TPRG varies in an inverse ratio to the clock frequency. To avoid putting the Flash memory under critical stress conditions, the width of one single programming or erase pulse and the programming or erase time, must not exceed defined values. Thus the maximum number of programming or erase attempts, depends on the system clock frequency. RESET state: 00.
b4 = VPPRIV V <sub>PP</sub> <i>Revelation bit.</i>	Read-only bit reflects the state of the V <sub>PP</sub> voltage in the Flash writing mode. If VPPRIV is set to "0", this indicates that V <sub>PP</sub> is below the threshold necessary for reliable programming. The normal reaction to this indication is to check the V <sub>PP</sub> power supply and to then repeat the intended operation. If the V <sub>PP</sub> voltage is above a sufficient margin, VPPRIV will be set to "1". The reset state of the VPPRIV bit depends on the state of the external V <sub>PP</sub> voltage at the V <sub>PP</sub> pin.
b3 = FCVPP Flash V <sub>PP</sub> control bit.	Read-only bit indicates that the V <sub>PP</sub> voltage fell below the valid threshold value during a Flash programming or erase operation. If FCVPP is set to "1" after such an operation has finished, it can mean that the operation was not successful. The V <sub>PP</sub> power supply should be checked and the operation repeated. If FCVPP is set to "0", no critical discontinuity in V <sub>PP</sub> occurred. At reset FCVPP is set to "0".
b2 = FBUSY Flash busy bit.	Read-only bit indicates that a Flash programming or erase operation is in progress. FBUSY is set to "1" by hardware, as soon as the programming or erase command is given. At reset FBUSY is set to "0". Note that this bit position is also occupied by the write-only bit RPROT.
b2 = RPROT Protection enable bit.	This bit set at '1', and ed with the OTP protection bit, disables any access to the Flash, by instructions fetched from the external memory space, or from the internal RAM. This write-only bit, is only significant if the general Flash memory protection is enabled. If the protection is enabled, the setting of RPROT determines whether the Flash protection is active (RPROT="1") or inactive (RPROT="0"). RPROT is the only FCR bit which can be modified even in the Flash standard operation mode, but only by an instruction executed from the Flash memory itself. At reset, RPROT is set to "1". Note that this bit position is also occupied by the read-only bit FBUSY.
b1 = FEE Flash erase/program selection.	Selects the Flash write operation to be performed: erase (FEE="1") or programming (FEE="0"). Together with bits FWE and FWMSET, bit FEE determined the operation mode of the Flash memory. Note that setting bits FWE and FEE causes the corresponding Flash operation mode to be selected but does not launch the execution of the selected operation. If bit FWE was set to "0", the setting of FEE is insignificant. At reset, FEE is set to "0".
b0 = FWE Flash write/read enable.	This bit determines whether FLASH write operations are enabled (FWE=1) or disabled (FWE=0). By definition, a FLASH write operation can be either programming or erasure. Together with bits FEE and FWMSET, bit FWE determines the operation mode of the Flash memory. Note that setting bits FWE and FEE causes the corresponding Flash operation mode to be selected but does not launch the execution of the selected operation. If bit FWE was set to "1", any read access on a Flash memory location means a particular program-verify or erase-verify read operation. Flash write operations are disabled at reset.

### V - FLASH MEMORY (continued)

#### V.2.1 - Flash memory security

Security and reliability have been enhanced by built-in features: a key code sequence is used to enter the Write/Erase mode preventing false write cycles, a programmable option (set by the programming board) prevents access to the FLASH memory from the internal RAM or from External

Figure 4 : PRESTO F write algorithm

Memory. If the security option is set, the FLASH memory can only be accessed from a program within the FLASH memory area.

This protection can only be disabled by instructions executed from the FLASH memory.



### V - FLASH MEMORY (continued)

57

Figure 5 : PRESTO F erase algorithm



#### **VI - EXTERNAL BUS CONTROLLER**

All of the external memory accesses are performed by the on-chip External Bus Controller (EBC). It can be programmed either to single chip mode when no external memory is required, or to one of four different external memory access modes:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0. In the multiplexed bus modes both addresses and data use PORT0 for input/output. Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read/Write Delay) have been made programmable. This gives the choice of a wide range of external of memories and external peripherals. In addition, different address ranges may be accessed with different bus characteristics. Up to 5 external CS signals (4 windows plus default) can be generated in order to save external glue logic. Access to very slow memories is <u>supported</u> via a particular 'Ready' function. A HOLD/HLDA protocol is available for bus arbitration.

For applications which require less than 16M Byte of external memory space, this address space can be restricted to 1M Byte, 256K Byte or to 64K Byte. In this case Port 4 outputs four, two or no address lines. If an address space of 16M Byte is used, it outputs all 8 address lines.



#### VII - CENTRAL PROCESSING UNIT (CPU)

Figure 6 : CPU Block Diagram



The CPU includes a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU). Dedicated SFRs have been added for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Most of the ST10F167's instructions can be executed in one instruction cycle which requires 100ns at 20MHz CPU clock. For example, shift and rotate instructions are always processed in one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized for speed: branches in 2 cycles, a 16 X 16 bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. The 'Jump Cache' pipeline optimization, reduces the execution time of repeatedly performed jumps in a loop, from 2 cycles to 1 cycle. The CPU includes an actual register context. This consists of up to 16 Wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 Byte is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

#### VIII - INTERRUPT SYSTEM

With an interrupt response time from 250ns to 600ns (in the case of internal program execution), the ST10F167 reacts quickly to the occurrence of non-deterministic events

The architecture of the ST10F167 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In a standard interrupt service, program execution is suspended and a branch to the interrupt vector table is performed. For a PEC service, just one cycle is 'stolen' from the current CPU activity. A PEC service is a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is decremented for each PEC service, except for the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are suited to, for example, the transmission or reception of blocks of data. The ST10F167 has 8 PEC channels, each of which offers fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield, exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs, feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Table 5 shows all the available ST10F167 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

<u>ل</u>حک

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CC0IR	CC0IE	CC0INT	00'0040h	10h
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	00'0044h	11h
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	00'0048h	12h
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	00'004Ch	13h
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	00'0050h	14h
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	00'0054h	15h
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	00'0058h	16h
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	00'005Ch	17h
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	00'0060h	18h
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	00'0064h	19h
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	00'0068h	1Ah
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	00'006Ch	1Bh
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	00'0070h	1Ch
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074h	1Dh
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078h	1Eh
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007Ch	1Fh
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0h	30h
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4h	31h

 Table 5 : List of interrupt sources

### VIII - INTERRUPT SYSTEM (continued)

Table 5 : List of interrupt sources

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8h	32h
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CCh	33h
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0h	34h
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4h	35h
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8h	36h
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DCh	37h
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0h	38h
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4h	39h
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8h	3Ah
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00ECh	3Bh
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00E0h	3Ch
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110h	44h
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114h	45h
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118h	46h
CAPCOM Timer 0	T0IR	TOIE	TOINT	00'0080h	20h
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084h	21h
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4h	3Dh
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8h	3Eh
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088h	22h
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008Ch	23h
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090h	24h
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094h	25h
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098h	26h
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009Ch	27h
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0h	28h
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4h	29h
ASC0 Transmit	S0TIR	SOTIE	SOTINT	00'00A8h	2Ah
ASC0 Transmit Buffer	SOTBIR	SOTBIE	SOTBINT	00'011Ch	47h
ASC0 Receive	SORIR	SORIE	SORINT	00'00ACh	2Bh
ASC0 Error	S0EIR	SOEIE	SOEINT	00'00B0h	2Ch
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4h	2Dh
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8h	2Eh
SSC Error	SCEIR	SCEIE	SCEINT	00'00BCh	2Fh
PWM Channel 03	PWMIR	PWMIE	PWMINT	00'00FCh	3Fh
CAN Interface	XP0IR	XP0IE	XP0INT	00'0100h	40h
X-Peripheral Node	XP1IR	XP1IE	XP1INT	00'0104h	41h
X-Peripheral Node	XP2IR	XP2IE	XP2INT	00'0108h	42h
PLL Unlock	XP3IR	XP3IE	<b>XP3INT</b>	00'010Ch	43h

Note Two X-Peripheral nodes can accept interrupt requests from integrated X-Bus peripherals. Nodes where no X-Peripherals are connected may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

#### VIII - INTERRUPT SYSTEM (continued)

The ST10F167 identifies and to processes exceptions or error conditions that arise during run-time, 'Hardware Traps'. Hardware traps cause an immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location).

The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag regis-

ter (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any current program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts

Table 6 shows all of the possible exceptions or error conditions that can arise during run-time.

Table 6 : Exceptions or error conditions that can arise during run tim
--

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions:					
Hardware Reset Software Reset Watchdog Timer Overflow		RESET RESET RESET	00'0000h 00'0000h 00'0000h	00h 00h 00h	
Class A Hardware Traps:					
Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008h 00'0010h 00'0018h	02h 04h 06h	    
Class B Hardware Traps:					
Undefined Opcode Protected Instruction Fault Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	UNDOPC PRTFLT ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP BTRAP BTRAP	00'0028h 00'0028h 00'0028h 00'0028h 00'0028h 00'0028h	0Ah 0Ah 0Ah 0Ah 0Ah	I
Reserved			[2Ch –3Ch]	[0Bh – 0Fh]	
Software Traps: TRAP Instruction			Any [00'0000h– 00'01FCh] in steps of 4h	Any [00h – 7Fh]	Current CPU Priority

#### IX - CAPTURE/COMPARE (CAPCOM) UNIT

The CAPCOM units support generation and control of timing sequences on up to 32 channels. It has a maximum resolution of 400ns at 20MHz CPU clock. The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers, provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several pre-scaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Both of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function. Each register has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin (except for CC24...CC27) to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken, based on the selected compare mode (see Table 7).

The input frequencies  $f_{Tx}$  for Tx are determined as a function of the CPU clocks. The formulas are detailed in the user manual. The timer input frequencies, resolution and periods which result from the selected pre-scaler option in TxI when using a 25MHz CPU clock are listed in the table below. The numbers for the timer periods are based on a reload value of 0000<sub>H</sub>. Note that some numbers may be rounded to 3 significant figures (see Table 8).

Compare Modes	Function
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer period is generated
Double Register Mode	Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible.

Table 7 : Compare modes

Table 8 : CAPCOM time	r input frequencies,	resolution and periods
-----------------------	----------------------	------------------------

foru = 25MHz	Timer Input Selection TxI							
·CPU - 200012	000 <sub>B</sub>	001 <sub>B</sub>	010 <sub>B</sub>	011 <sub>B</sub>	100 <sub>B</sub>	101 <sub>B</sub>	110 <sub>B</sub>	111 <sub>B</sub>
Pre-scaler for fCPU	8	16	32	64	128	256	512	1024
Input Frequency	2.5MHz	1.25MHz	625KHz	313KHz	156KHz	78.1KHz	39.1KHz	19.5KHz
Resolution	400ns	800ns	1.60µs	3.20µs	6.40µs	12.8µs	25.6µs	51.2µs
Period	26.2ms	52.4ms	105ms	210ms	419ms	839ms	1.68s	3.36s

### X - GENERAL PURPOSE TIMER (GPT) UNIT

The GPT unit is a flexible multifunctional timer/ counter structure. It may be used for many different time-related tasks such as: event timing and counting, pulse width and duty cycle measurements, pulse generation or pulse multiplication. The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer, in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

### X.1 - GPT1

Each of the three timers T2, T3, T4 of module GPT1 can be configured individually for one of three basic modes of operation: timer, gated timer, and counter mode. In timer mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler. counter mode allows a timer to be clocked in reference to external events. Pulse width or duty cycle measurement is supported in gated timer mode where the operation of a timer is controlled by the 'gate' level on an external input pin. Each timer has one associated port pin (TxIN) which are the gate or the clock input. Table 9 GPT1 timer input frequencies, resolution and periods lists the timer input frequencies, resolution and periods for each pre-scaler option at 25MHz CPU clock. This also applies to the Gated Timer Mode of T3 and to the auxiliary timers T2 and T4 in Timer and Gated Timer Mode (see Table 9).

The count direction (up/down) for each timer is programmable by software or may be altered dynamically by an external signal on a port pin (TxEUD) to facilitate, for example, position tracking.

Timer T3 has output toggle latches (TxOTL) which changes state on each timer over-flow/underflow. The state of this latch may be output on port pins (TxOUT) e. g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution. In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 are captured into T2 or T4 in response to a signal at their associated input pins (TxIN).

Timer T3 is reloaded with the contents of T2 or T4, triggered, either by an external signal, or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

### X.2 - GPT2

The GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported by the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

57

<sup>f</sup> CPU = <sup>25MHz</sup>	Timer Input Selection T2I / T3I / T4I							
	000B	001B	010B	011B	100B	101B	110B	111B
Pre scaler	8	16	32	64	128	256	512	1024
Input Frequency	2.5MHz	1.25MHz	625KHz	313KHz	156KHz	78.1KHz	39.1KHz	19.5KHz
Resolution	400ns	800ns	1.60µs	3.20µs	6.40µs	12.8µs	25.6µs	51.2µs
Period	26.2ms	52.4ms	105ms	210ms	419ms	839ms	1.68s	3.36s

Table 9 : GPT1 timer input frequencies, resolution and periods

### X - GENERAL PURPOSE TIMER (GPT) UNIT (continued)

Table 10 GPT2 timer input frequencies, resolution and period lists the timer input frequencies, resolution and periods for each pre-scaler option at 25MHz CPU clock. This also applies to the Gated Timer Mode of T6 and to the auxiliary timer T5 in Timer and Gated Timer Mode.

Table 10 : GPT2 timer input frequencies, resolution and period

f <sub>CPU</sub> = 25MHz	Timer Input Selection T5I / T6I							
	000 <sub>B</sub>	001 <sub>B</sub>	010 <sub>B</sub>	011 <sub>B</sub>	100 <sub>B</sub>	101 <sub>B</sub>	110 <sub>B</sub>	111 <sub>B</sub>
Pre-scaler factor	4	8	16	32	64	128	256	512
Input Frequency	5MHz	2.5MHz	1.25MHz	625KHz	313KHz	156KHz	78.1KHz	39.1KHz
Resolution	200ns	400ns	800ns	1.60µs	3.20µs	6.40μs	12.8µs	25.6µs
Period	13.11ms	26.2ms	52.4ms	105ms	210ms	419ms	839ms	1.68s

Figure 7 : Block diagram of GPT1



## X - GENERAL PURPOSE TIMER (GPT) UNIT (continued)

Figure 8 : Block diagram of GPT2



### **XI - PWM MODULE**

57

The Pulse Width Modulation unit can generate up to four PWM output signals using edge-aligned or centre-aligned PWM. In addition, the PWM module can generate PWM burst signals and single shot outputs. Table 11 shows the PWM frequencies for different resolutions. The level of the output signals is selectable and the PWM module can generate interrupt requests.

Table 11 : PWM unit frequencies and resolution at 25MHz CPU clock

Mode 0	Resolution	8-bit	10-bit	12-bit	14-bit	16-bit
CPU Clock/1	50ns	78.13KHz	19.53KHz	4.883KHz	1.221KHz	0.305KHz
CPU Clock/64	3.2ns	1.221KHz	305.2Hz	76.29Hz	19.07Hz	4.768Hz
Mode 1	Resolution	8-bit	10-bit	12-bit	14-bit	16-bit
CPU Clock/1	50ns	39.06KHz	9.766KHz	2.441KHz	610.4Hz	152.6Hz
CPU Clock/64	3.2ns	610.4Hz	152.6 Hz	38.15Hz	9.537Hz	2.38Hz

Figure 9 : Block diagram of PWM module



#### **XII - PARALLEL PORTS**

The ST10F167 provides up to 111 I/O lines which are organized into eight input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as input or output via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

The input threshold of Port 2, Port 3, Port 7 and Port 8 is selectable (TTL-or CMOS-like). The special CMOS-like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have associated programmable alternate input or output functions. PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/ 17...A16 in systems where segmentation is enabled to access more than 64K Byte of memory. Port 2, Port 8 and Port 7 are associated with the capture inputs or compare outputs of the CAP-COM units and/or with the outputs of the PWM module. Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT). Port 5 is used for the analog input channels to the A/D converter or timer control signals.

All port lines that are not used for these alternate functions may be used as general purpose I/O lines.

### XIII - A/D CONVERTER

A 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip for analog signal measure-

ment. It uses a successive approximation method. The sample time (for loading the capacitors) and conversion time is programmable and can be modified for the external circuitry.

Overrun error detection/protection is provided through the conversion result register (ADDAT). When the result of a previous conversion has not been read from the result register at the time the next conversion is complete, either an interrupt request is generated, or the next conversion is suspended, until the previous result has been read.

For applications which require less than 16 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the ST10F167 supports four different conversion modes.

- Single Channel conversion mode: The analog level on a specified channel is sampled once and converted to a digital result.
- Single Channel Continuous mode: The analog level on a specified channel is repeatedly sampled and converted without software intervention.
- Auto Scan mode: The analog levels on a prespecified number of channels are sequentially sampled and converted.
- Auto Scan Continuous mode: the number of prespecified channels is repeatedly sampled and converted.

In addition, channel injection mode injects a channel into a running sequence without disturbing the sequence. The peripheral event controller stores the conversion results in memory without entering and exiting interrupt routines for each data transfer.

Table 12 shows the ADC unit conversion clock, sample clock and complete conversion times. After each reset and also during normal operation, the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to the changing operating conditions (e.g. temperature) and compensates for any process variations. These calibration cycles are part of the conversion cycle and do not affect the normal operation of the A/D converter.

<u>لرک</u>

Table 12 : ADC sample clock and conversion time

ADCTC	Conversion clock tcc	ADSTC	Sample clock tsc	Complete conversion
00	0.6µs	00	0.6µs	9.7µs
01	Reserved	01	Reserved	
10	2.4µs	10	9.6µs	52.9µs
11	1.2µs	11	9.6µs	36.1µs

#### **XIV - SERIAL CHANNELS**

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces. An Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC).

#### XIV.1 - ASCO

ASC0 supports full-duplex asynchronous communication up to 625 KBaud and half-duplex synchronous communication up to 2.5 Mbaud @ 20MHz system clock.

The SSC allows half duplex synchronous communication up to 5 Mbaud @ 20MHz system clock. For asynchronous operation, the Baud rate generator provides a clock with 16 times the rate of the established Baud rate. The table below lists various commonly used baud rates together with the required reload values and the deviation errors compared to the intended baudrate (see Table 14).

For synchronous operation, the Baud rate generator provides a clock with 4 times the rate of the established Baud rate.

# XIV.2 - High speed synchronous serial channel (SSC)

The High-Speed Synchronous Serial Interface SSC provides flexible high-speed serial communication between the ST10F167 and other microcontrollers, microprocessors or external peripherals.

The SSC supports full-duplex and half-duplex synchronous communication; The serial clock signal can be generated by the SSC itself (master mode) or be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A 16-bit baud rate generator provides the SSC with a separate serial clock signal.

The serial channel SSC has its own dedicated 16-bit baud rate generator with 16-bit reload capability, allowing baud rate generation independent from the timers.

SSCBR is the dual-function Baud Rate Generator/ Reload register. Table 13 lists some possible baud rates against the required reload values and the resulting bit times for a 25MHz CPU clock.

Table 13	: Synchronous	baud ra	ate and	reload
values	-			

B	aud Rate	Bit Time	Reload Value
Reserved use a reload value > 0.			0000 <sub>H</sub>
5	MBaud	200ns	0001 <sub>H</sub>
3.3	MBaud	303ns	0002 <sub>H</sub>
2.5	MBaud	400ns	0003 <sub>H</sub>
2	MBaud	500ns	0004 <sub>H</sub>
1	MBaud	1µs	0009 <sub>H</sub>
100	KBaud	10µs	0063 <sub>H</sub>
10	KBaud	100µs	03E7 <sub>H</sub>
1	KBaud	1ms	270F <sub>H</sub>
152.6	Baud	6.6ms	FFFF <sub>H</sub>

Table 14 : Commonly used baud rates by reload value and deviation errors

	S0BRS = '0', f <sub>CPU</sub> = 25	MHz	S0BRS = '1', f <sub>CPU</sub> = 25MHz			
Baud Rate (Baud)	Deviation Error	Reload Value	Baud Rate (Baud)	Deviation Error	Reload Value	
625000	±0.0%	0000 <sub>H</sub>	416666	±0.0%	0000 <sub>H</sub>	
56000	+1.5% / -7.0%	000A <sub>H</sub> / 000B <sub>H</sub>	56000	+6.3% / -7.0%	0006 <sub>H</sub> / 0007 <sub>H</sub>	
38400	+1.7% / -4.3%	000F <sub>H</sub> / 0010 <sub>H</sub>	38400	+8.5% / -1.4%	0009 <sub>H</sub> / 000A <sub>H</sub>	
19200	+1.7% / -1.4%	001F <sub>H</sub> / 0020 <sub>H</sub>	19200	+3.3% / -1.4%	0014 <sub>H</sub> / 0015 <sub>H</sub>	
9600	+0.2% / -1.4%	0040 <sub>H</sub> / 0041 <sub>H</sub>	9600	+0.9% / -1.4%	002A <sub>H</sub> / 002B <sub>H</sub>	
4800	+0.2% / -0.6%	0081 <sub>H</sub> / 0082 <sub>H</sub>	4800	+0.9% / -0.2%	0055 <sub>H</sub> / 0056 <sub>H</sub>	
2400	+0.2% / -0.2%	0103 <sub>H</sub> / 0104 <sub>H</sub>	2400	+0.4% / -0.2%	00AC <sub>H</sub> / 00AD <sub>H</sub>	
1200	+0.2% / -0.0%	0207 <sub>H</sub> / 0208 <sub>H</sub>	1200	+0.1% / -0.2%	015A <sub>H</sub> / 015B <sub>H</sub>	
600	+0.1% / -0.0%	0410 <sub>H</sub> / 0411 <sub>H</sub>	600	+0.1% / -0.1%	02B5 <sub>H</sub> / 02B6 <sub>H</sub>	
76	+0.4% / 0.4%	1FFF <sub>H</sub> / 1FFF <sub>H</sub>	75	+0.0% / 0.0%	15B2 <sub>H</sub> / 15B3 <sub>H</sub>	
			50	+1.7% / 1.7%	1FFF <sub>H</sub> / 1FFF <sub>H</sub>	

Note The deviation errors given in the table above are rounded. Using a baudrate crystal will provide correct baudrates without deviation errors.



### **XV - CAN MODULE**

The integrated CAN-Module performs the autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active). The on-chip CAN-Module can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

The module provides full CAN functionality for up to 15 message objects. Message object 15 may be configured for Basic CAN functionality. Both modes provide separate masks for acceptance filtering allowing a number of identifiers in Full CAN mode to be accepted and also allows to disregarded a number of identifiers in Basic CAN mode to be disregarded. All message objects can be updated independent from the other objects and are equipped for the maximum message length of 8 Byte.

The bit timing is derived from the XCLK and is programmable up to a data rate of 1 MBaud. The CAN-Module uses two pins to interface to a bus transceiver.

### **XVI - WATCHDOG TIMER**

The Watchdog Timer is a fail-safe mechanism which prevents the microcontroller from malfunctioning for long periods of time.

The Watchdog Timer is always enabled after a reset of the chip and can only be disabled in the

time interval until the EINIT (end of initialization) instruction has been executed. Therefore, the chip start-up procedure is always monitored. The software must be designed to service the watch-dog timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the watchdog timer overflows and generates an internal hardware reset. It pulls the RSTOUT pin low in order to allow external hardware ware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the watchdog timer register can be set to a pre-specified reload value (stored in WDTREL. Each time it is serviced by the application software, the high byte of the watchdog timer is reloaded.

Table 15 shows the watchdog timer range for 25MHz CPU clock. Some numbers are rounded to 3 significant digits.

 Table 15 : Watchdog timer range

Reload value	Prescaler for f <sub>CPU</sub>				
in WDTREL	2 (WDTIN = '0')	128 (WDTIN = '1')			
FF <sub>H</sub>	25.6 μs	1.64 ms			
00 <sub>H</sub>	6.55 ms	419 ms			

Note For security, rewrite WDTCON each time before the watchdog timer is serviced.

<u>لرک</u>

### **XVII - INSTRUCTION SET**

The table below lists the instruction set of the ST10F167.

More detailed information such as address modes, instruction operation, parameters for

Table 16 : Instruction set summary

conditional execution of instructions, opcodes and a detailed description of each instruction can be found in the "**ST10 Family Programming Manual**".

Mnemonic	Description	
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2 / 4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2 / 4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4

### XVII - INSTRUCTION SET (continued)

**Table 16 :** Instruction set summary

Mnemonic	Description	Bytes
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack & call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word oper- and	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (assumes NMI-pin low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2

#### **XVIII - BOOTSTRAP LOADER**

The built-in bootstrap loader of the ST10F167 provides a mechanism to load the startup program through the serial interface after reset.

The ST10F167 enters BSL mode when pin P0L.4 is sampled low at the end of a hardware reset. In this case the built-in bootstrap loader is acti-

vated independent of the selected bus mode. The bootstrap loader code is stored in a special Boot-ROM.

No part of the standard mask ROM or Flash memory area is required. The identification byte is returned in  $C5_{\rm h}$ .



### **XIX - SPECIAL FUNCTION REGISTERS**

Table 17 lists all ST10F167 SFRs in alphabetical order.

**Bit-addressable** SFRs are marked with the letter "b" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "E" in column "Physical Address". An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Table 17 : Special function registers listed by name

Name Physical Address		8-Bit Address	Description	Reset Value
ADCIC b	FF98h	CCh	A/D Converter End of Conversion Interrupt Cont Register	0000h
ADCON b	FFA0h	D0h	A/D Converter Control Register	0000h
ADDAT	FEA0h	50h	A/D Converter Result Register	0000h
ADDAT2	F0A0h E	50h	A/D Converter 2 Result Register	0000h
ADDRSEL1	FE18h	0Ch	Address Select Register 1	0000h
ADDRSEL2	FE1Ah	0Dh	Address Select Register 2	0000h
ADDRSEL3	FE1Ch	0Eh	Address Select Register 3	0000h
ADDRSEL4	FE1Eh	0Fh	Address Select Register 4	0000h
ADEIC b	FF9Ah	CDh	A/D Converter Overrun Error Interrupt Control Register	0000h
BUSCON0 b	FF0Ch	86h	Bus Configuration Register 0	0XX0h
BUSCON1 b	FF14h	8Ah	Bus Configuration Register 1	0000h
BUSCON2 b	FF16h	8Bh	Bus Configuration Register 2	0000h
BUSCON3 b	FF18h	8Ch	Bus Configuration Register 3	0000h
BUSCON4 b	FF1Ah	8Dh	Bus Configuration Register 4	0000h
CAPREL	FE4Ah	25H	GPT2 Capture/Reload Register	0000h
CC0	FE80h	40h	CAPCOM Register 0	0000h
CC0IC b	FF78h	BCh	CAPCOM Register 0 Interrupt Control Register	0000h
CC1	FE82h	41h	CAPCOM Register 1	0000h
CC1IC b	FF7Ah	BDh	CAPCOM Register 1 Interrupt Control Register	0000h
CC2	FE84h	42h	CAPCOM Register 2	0000h
CC2IC b	FF7Ch	BEh	CAPCOM Register 2 Interrupt Control Register	0000h
CC3	FE86h	43h	CAPCOM Register 3	0000h
CC3IC b	FF7Eh	BFh	CAPCOM Register 3 Interrupt Control Register	0000h
CC4	FE88h	44h	CAPCOM Register 4	0000h
CC4IC b	FF80h	C0h	CAPCOM Register 4 Interrupt Control Register	0000h
CC5	FE8Ah	45h	CAPCOM Register 5	0000h
CC5IC b	FF82h	C1h	CAPCOM Register 5 Interrupt Control Register	0000h
CC6	FE8Ch	46h	CAPCOM Register 6	0000h
CC6IC b	FF84h	C2h	CAPCOM Register 6 Interrupt Control Register	0000h
CC7	FE8Eh	47h	CAPCOM Register 7	0000h
CC7IC b	FF86h	C3h	CAPCOM Register 7 Interrupt Control Register	0000h

Name Physical Address		8-Bit Address	Description	Reset Value
CC8	FE90h	48h	CAPCOM Register 8	0000h
CC8IC b	FF88h	C4h	CAPCOM Register 8 Interrupt Control Register	0000h
CC9	FE92h	49h	CAPCOM Register 9	0000h
CC9IC b	FF8Ah	C5h	CAPCOM Register 9 Interrupt Control Register	0000h
CC10	FE94h	4Ah	CAPCOM Register 10	0000h
CC10IC b	FF8Ch	C6h	CAPCOM Register 10 Interrupt Control Register	0000h
CC11	FE96h	4Bh	CAPCOM Register 11	0000h
CC11IC b	FF8Eh	C7h	CAPCOM Register 11 Interrupt Control Register	0000h
CC12	FE98h	4Ch	CAPCOM Register 12	0000h
CC12IC b	FF90h	C8h	CAPCOM Register 12 Interrupt Control Register	0000h
CC13	FE9Ah	4Dh	CAPCOM Register 13	0000h
CC13IC b	FF92h	C9h	CAPCOM Register 13 Interrupt Control Register	0000h
CC14	FE9Ch	4Eh	CAPCOM Register 14	0000h
CC14IC b	FF94h	CAh	CAPCOM Register 14 Interrupt Control Register	0000h
CC15	FE9Eh	4Fh	CAPCOM Register 15	0000h
CC15IC b	FF96h	CBh	CAPCOM Register 15 Interrupt Control Register	0000h
CC16	FE60h	30h	CAPCOM Register 16	0000h
CC16IC b	F160h E	B0h	CAPCOM Register 16 Interrupt Control Register	0000h
CC17	FE62h	31h	CAPCOM Register 17	0000h
CC17IC b	F162h E	B1h	CAPCOM Register 17 Interrupt Control Register	0000h
CC18	FE64h	32h	CAPCOM Register 18	0000h
CC18IC b	F164h E	B2h	CAPCOM Register 18 Interrupt Control Register	0000h
CC19	FE66h	33h	CAPCOM Register 19	0000h
CC19IC b	F166h E	B3h	CAPCOM Register 19 Interrupt Control Register	0000h
CC20	FE68h	34h	CAPCOM Register 20	0000h
CC20IC b	F168h E	B4h	CAPCOM Register 20 Interrupt Control Register	0000h
CC21	FE6Ah	35h	CAPCOM Register 21	0000h
CC21IC b	F16Ah E	B5h	CAPCOM Register 21 Interrupt Control Register	0000h
CC22	FE6Ch	36h	CAPCOM Register 22	0000h
CC22IC b	F16Ch E	B6h	CAPCOM Register 22 Interrupt Control Register	0000h
CC23	FE6Eh	37h	CAPCOM Register 23	0000h
CC23IC b	F16Eh <b>E</b>	B7h	CAPCOM Register 23 Interrupt Control Register	0000h
CC24	FE70h	38h	CAPCOM Register 24	
CC24IC b	F170h E	B8h	CAPCOM Register 24 Interrupt Control Register	0000h
CC25	FE72h	39h	CAPCOM Register 25	0000h
CC25IC b	F172h E	B9h	CAPCOM Register 25 Interrupt Control Register	0000h

 Table 17 : Special function registers listed by name (continued)



Name	9	Physical Address	8-Bit Address	Description	Reset Value
CC26		FE74h	3Ah	CAPCOM Register 26	0000h
CC26IC	b	F174h E	BAh	CAPCOM Register 26 Interrupt Control Register	0000h
CC27		FE76h	3Bh	CAPCOM Register 27	0000h
CC27IC	b	F176h <b>E</b>	BBh	CAPCOM Register 27 Interrupt Control Register	0000h
CC28		FE78h	3Ch	CAPCOM Register 28	0000h
CC28IC	b	F178h <b>E</b>	BCh	CAPCOM Register 28 Interrupt Control Register	0000h
CC29		FE7Ah	3Dh	CAPCOM Register 29	0000h
CC29IC	b	F184h <b>E</b>	C2h	CAPCOM Register 29 Interrupt Control Register	0000h
CC30		FE7Ch	3Eh	CAPCOM Register 30	0000h
CC30IC	b	F18Ch E	C6h	CAPCOM Register 30 Interrupt Control Register	0000h
CC31		FE7Eh	3Fh	CAPCOM Register 31	0000h
CC31IC	b	F194h E	CAh	CAPCOM Register 31 Interrupt Control Register	0000h
CCM0	b	FF52h	A9h	CAPCOM Mode Control Register 0	0000h
CCM1	b	FF54h	AAh	CAPCOM Mode Control Register 1	0000h
CCM2	b	FF56h	ABh	CAPCOM Mode Control Register 2	0000h
ССМ3	b	FF58h	ACh	CAPCOM Mode Control Register 3	0000h
CCM4	b	FF22h	91h	CAPCOM Mode Control Register 4	0000h
CCM5	b	FF24h	92h	CAPCOM Mode Control Register 5	0000h
CCM6	b	FF26h 93h CAPCOM Mode Control Register 6		CAPCOM Mode Control Register 6	0000h
CCM7	b	FF28h	94h	CAPCOM Mode Control Register 7	0000h
СР		FE10h	08h	CPU Context Pointer Register	FC00h
CRIC	b	FF6Ah	B5h	GPT2 CAPREL Interrupt Control Register	0000h
CSP		FE08h	04h	CPU Code Segment Pointer Register (read only)	0000h
DP0L	b	F100h E	80h	P0L Direction Control Register	00h
DP0H	b	F102h <b>E</b>	81h	P0H Direction Control Register	00h
DP1L	b	F104h <b>E</b>	82h	P1L Direction Control Register	00h
DP1H	b	F106h E	83h	P1H Direction Control Register	00h
DP2	b	FFC2h	E1h	Port 2 Direction Control Register	0000h
DP3	b	FFC6h	E3h	Port 3 Direction Control Register	0000h
DP4	b	FFCAh	E5h	Port 4 Direction Control Register	00h
DP6	b	FFCEh	E7h	Port 6 Direction Control Register	00h
DP7	b	FFD2h	E9h	Port 7 Direction Control Register	00h
DP8	b	FFD6h	EBh	Port 8 Direction Control Register	00h
DPP0		FE00h	00h	CPU Data Page Pointer 0 Register (10 bits)	0000h
DPP1		FE02h	01h	CPU Data Page Pointer 1 Register (10 bits)	0001h
DPP2		FE04h	02h	CPU Data Page Pointer 2 Register (10 bits)	0002h

Table 17 : Special function registers listed by name (continued)

Name		Physical Address	8-Bit Address	Description		
DPP3		FE06h	03h	CPU Data Page Pointer 3 Register (10 bits)	0003h	
EXICON	b	F1C0h E	E0h	External Interrupt Control Register	0000h	
MDC	b	FF0Eh	87h	CPU Multiply Divide Control Register	0000h	
MDH		FE0Ch	06h	CPU Multiply Divide Register – High Word	0000h	
MDL		FE0Eh	07h	CPU Multiply Divide Register – Low Word	0000h	
ODP2	b	F1C2h E	E1h	Port 2 Open Drain Control Register	0000h	
ODP3	b	F1C6h E	E3h	Port 3 Open Drain Control Register	0000h	
ODP6	b	F1CEh E	E7h	Port 6 Open Drain Control Register	00h	
ODP7	b	F1D2h E	E9h	Port 7 Open Drain Control Register	00h	
ODP8	b	F1D6h E	EBh	Port 8 Open Drain Control Register	00h	
ONES		FF1Eh	8Fh	Constant Value 1's Register (read only)	FFFFh	
POL	b	FF00h	80h	Port 0 Low Register (Lower half of PORT0)	00h	
P0H	b	FF02h	81h	Port 0 High Register (Upper half of PORT0)	00h	
P1L	b	FF04h	82h	Port 1 Low Register (Lower half of PORT1)	00h	
P1H	b	FF06h	83h	Port 1 High Register (Upper half of PORT1)	00h	
P2	b	FFC0h	E0h	Port 2 Register	0000h	
P3	3 b FFC4h E2h		E2h	Port 3 Register	0000h	
P4	b	FFC8h	E4h	Port 4 Register (8 bits)	00h	
P5	b	FFA2h	D1h	Port 5 Register (read only)	XXXXh	
P6	b	FFCCh	E6h	Port 6 Register (8 bits)	00h	
P7	b	FFD0h	E8h	Port 7 Register (8 bits)	00h	
P8	b	FFD4h	EAh	Port 8 Register (8 bits)	00h	
PECC0		FEC0h	60h	PEC Channel 0 Control Register	0000h	
PECC1		FEC2h	61h	PEC Channel 1 Control Register	0000h	
PECC2		FEC4h	62h	PEC Channel 2 Control Register	0000h	
PECC3		FEC6h	63h	PEC Channel 3 Control Register	0000h	
PECC4		FEC8h	64h	PEC Channel 4 Control Register	0000h	
PECC5		FECAh	65h	PEC Channel 5 Control Register	0000h	
PECC6		FECCh	66h	PEC Channel 6 Control Register	0000h	
PECC7		FECEh	67h	PEC Channel 7 Control Register	0000h	
PICON		F1C4h E	E2h	Port Input Threshold Control Register	0000h	
PP0		F038h E	1Ch	PWM Module Period Register 0	0000h	
PP1		F03Ah E	1Dh	PWM Module Period Register 1	0000h	
PP2	F03Ch E 1E		1Eh	PWM Module Period Register 2	0000h	
PP3		F03Eh E	1Fh	PWM Module Period Register 3		
PSW	b	FF10h	88h	CPU Program Status Word	0000h	

Table 17 : Special function registers listed by name (continued)



Name	Physical Address	8-Bit Address	Description	Reset Value
PT0	F030h E	18h	PWM Module Up/Down Counter 0	0000h
PT1	F032h E	19h	PWM Module Up/Down Counter 1	0000h
PT2	F034h E	1Ah	PWM Module Up/Down Counter 2	0000h
PT3	F036h E	1Bh	PWM Module Up/Down Counter 3	0000h
PW0	FE30h	18h	PWM Module Pulse Width Register 0	0000h
PW1	FE32h	19h	PWM Module Pulse Width Register 1	0000h
PW2	FE34h	1Ah	PWM Module Pulse Width Register 2	0000h
PW3	FE36h	1Bh	PWM Module Pulse Width Register 3	0000h
PWMCON0 b	FF30h	98h	PWM Module Control Register 0	0000h
PWMCON1 b	FF32h	99h	PWM Module Control Register 1	0000h
PWMIC b	F17Eh <b>E</b>	BFh	PWM Module Interrupt Control Register	0000h
RP0H b	F108h E	84h	System Startup Configuration Register (Read only)	XXh
SOBG	FEB4h	5Ah	Serial Channel 0 Baud Rate Generator Reload Register	0000h
S0CON b	FFB0h	D8h	Serial Channel 0 Control Register	0000h
S0EIC b	FF70h	B8h	Serial Channel 0 Error Interrupt Control Register	0000h
SORBUF	FEB2h	59h	Serial Channel 0 Receive Buffer Register (read only)	XXh
SORIC b	FF6Eh	B7h	Serial Channel 0 Receive Interrupt Control Register	0000h
S0TBIC b	F19Ch E	CEh	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000h
SOTBUF	FEB0h	58h	Serial Channel 0 Transmit Buffer Register (write only)	00h
S0TIC b	FF6Ch	B6h	Serial Channel 0 Transmit Interrupt Control Register	0000h
SP	FE12h	09h	CPU System Stack Pointer Register	FC00h
SSCBR	F0B4h E	5Ah	SSC Baudrate Register	0000h
SSCCON b	FFB2h	D9h	SSC Control Register	0000h
SSCEIC b	FF76h	BBh	SSC Error Interrupt Control Register	0000h
SSCRB	F0B2h E	59h	SSC Receive Buffer (read only)	XXXXh
SSCRIC b	FF74h	BAh	SSC Receive Interrupt Control Register	0000h
SSCTB	F0B0h E	58h	SSC Transmit Buffer (write only)	0000h
SSCTIC b	FF72h	B9h	SSC Transmit Interrupt Control Register	0000h
STKOV	FE14h	0Ah	CPU Stack Overflow Pointer Register	FA00h
STKUN	FE16h	0Bh	CPU Stack Underflow Pointer Register	FC00h
SYSCON b	FF12h	89h	CPU System Configuration Register	0xx0h <sup>1</sup>
ТО	FE50h	28h	CAPCOM Timer 0 Register	0000h
T01CON b	FF50h	A8h	CAPCOM Timer 0 and Timer 1 Control Register	0000h
T0IC b	FF9Ch	CEh	CAPCOM Timer 0 Interrupt Control Register	0000h
TOREL	FE54h	2Ah	CAPCOM Timer 0 Reload Register	0000h
T1	FE52h	29h	CAPCOM Timer 1 Register	0000h

Table 17 : Special function registers listed by name (continued)

Name		Physical Address	8-Bit Address	Description	Reset Value	
T1IC	b	FF9Eh	CFh	CAPCOM Timer 1 Interrupt Control Register	0000h	
T1REL		FE56h	2Bh	CAPCOM Timer 1 Reload Register	0000h	
Т2		FE40h	20h	GPT1 Timer 2 Register	0000h	
T2CON	b	FF40h	A0h	GPT1 Timer 2 Control Register	0000h	
T2IC	b	FF60h	B0h	GPT1 Timer 2 Interrupt Control Register	0000h	
Т3		FE42h	21h	GPT1 Timer 3 Register	0000h	
T3CON	b	FF42h	A1h	GPT1 Timer 3 Control Register	0000h	
T3IC	b	FF62h	B1h	GPT1 Timer 3 Interrupt Control Register	0000h	
Т4		FE44h	22h	GPT1 Timer 4 Register	0000h	
T4CON	b	FF44h	A2h	GPT1 Timer 4 Control Register	0000h	
T4IC	b	FF64h	B2h	GPT1 Timer 4 Interrupt Control Register	0000h	
Т5		FE46h	23h	GPT2 Timer 5 Register	0000h	
T5CON	b	FF46h	A3h	GPT2 Timer 5 Control Register	0000h	
T5IC	b	FF66h	B3h	GPT2 Timer 5 Interrupt Control Register	0000h	
Т6		FE48h	24h	GPT2 Timer 6 Register	0000h	
T6CON	b	FF48h	A4h	GPT2 Timer 6 Control Register	0000h	
T6IC	b	FF68h	B4h	GPT2 Timer 6 Interrupt Control Register	0000h	
Т7		F050h <b>E</b>	28h	CAPCOM Timer 7 Register	0000h	
T78CON	b	FF20h	90h	CAPCOM Timer 7 and 8 Control Register	0000h	
T7IC	b	F17Ah E	BEh	CAPCOM Timer 7 Interrupt Control Register	0000h	
T7REL		F054h E	2Ah	CAPCOM Timer 7 Reload Register	0000h	
Т8		F052h <b>E</b>	29h	CAPCOM Timer 8 Register	0000h	
T8IC	b	F17Ch E	BFh	CAPCOM Timer 8 Interrupt Control Register	0000h	
T8REL		F056h <b>E</b>	2Bh	CAPCOM Timer 8 Reload Register	0000h	
TFR	b	FFACh	D6h	Trap Flag Register	0000h	
WDT		FEAEh	57h	Watchdog Timer Register (read only)	0000h	
WDTCON		FFAEh	D7h	Watchdog Timer Control Register	000Xh <sup>2</sup>	
XP0IC	b	F186h E	C3h	CAN Module Interrupt Control Register		
XP1IC	b	F18Eh <b>E</b>	C7h	X-Peripheral 1 Interrupt Control Register		
XP2IC	b	F196h <b>E</b>	CBh	X-Peripheral 2 Interrupt Control Register	0000h	
XP3IC	b	F19Eh <b>E</b>	CFh	PLL Interrupt Control Register	0000h	
ZEROS	b	FF1Ch	8Eh	Constant Value 0's Register (read only)	0000h	

**Table 17 :** Special function registers listed by name (continued)

Notes 1. The system configuration is selected during reset.

2. Bit WDTR indicates a watchdog timer triggered reset.

3. The Interrupt Control Registers XPnIC, control interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.



#### **XX - ELECTRICAL CHARACTERISTICS**

#### XX.1 - Absolute maximum ratings

- Ambient temperature under bias (TA) : ST10F167 –40 to +85  $^\circ\text{C}.$
- Storage temperature (TST) : 65 to +150 °C.
- Voltage on V<sub>DD</sub> pins with respect to ground  $(V_{SS})$  : -0.5 to +6.5 V.
- Voltage on any pin with respect to ground (V\_{SS}) : -0.3 to V\_{DD} +0.3 V.
- Input current on any pin during overload condition : -10 to +10 mA.
- Absolute sum of all input currents during overload condition : |100 mA|.
- Power dissipation : 1.5 W.
- Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not

#### **XX.3 - DC Characteristics**

 $V_{\text{DD}}$  = 5V  $\pm$  5%,  $V_{\text{SS}}$  = 0,  $f_{CPU}$  = 20MHz, Reset active,  $T_{\text{A}}$  = -40 to + 85  $^{\circ}\text{C}$ 

Table 18 : DC characteristics

guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{\rm IN}$ > $V_{DD}$  or  $V_{\rm IN}$ < $V_{SS}$ ) the voltage on pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the Absolute Maximum Ratings.

#### XX.2 - Parameter interpretation

The parameters listed in the Electrical Characteristics tables represent the characteristics of the ST10F167 and its demands on the system.

Where the ST10F167 logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the "Symbol" column.

Where the external system must provide signals with their respective timing characteristics to the ST10F167, the symbol "SR" for System Requirement is included in the "Symbol" column.

Devenuedan	Cumhal	Limit	Values	Line it	
Parameter	Symbol	Min.	Max.	Unit	lest Condition
Input low voltage (TTL)	V <sub>IL</sub> SR	- 0.5	0.2 V <sub>DD</sub>	V	_
			- 0.1		
Input low voltage (Special Threshold)	V <sub>ILS</sub> SR	- 0.5	2.0	V	_
Input high voltage, all except RSTIN and XTAL1 (TTL)	V <sub>IH</sub> SR	0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V	_
Input high voltage RSTIN	V <sub>IH1</sub> SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage XTAL1	V <sub>IH2</sub> SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	-
Input high voltage (Special Threshold)	V <sub>IHS</sub> SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	-
Input Hysteresis (Special Threshold)	HYS	400	-	mV	-
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	_	0.45	V	I <sub>OL</sub> = 2.4 mA
Output low voltage (all other outputs)	V <sub>OL1</sub> CC	-	0.45	V	I <sub>OL1</sub> = 1.6 mA
Output high voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OH</sub> CC	0.9 V <sub>DD</sub> 2.4	_	V	I <sub>OH</sub> = - 500 μA I <sub>OH</sub> = - 2.4 mA
Output high voltage <sup>1</sup> (all other outputs)	V <sub>OH1</sub> CC	0.9 V <sub>DD</sub> 2.4	-	V	I <sub>OH</sub> = - 250 μA I <sub>OH</sub> = - 1.6 mA
Input leakage current (Port 5)	I <sub>OZ1</sub> CC	-	±1	μΑ	$0.45V < V_{IN} < V_{DD}$
Input leakage current (all other)	I <sub>OZ2</sub> CC	-	±1	μΑ	$0.45V < V_{IN} < V_{DD}$

Table 18 : DC characteristics (continued)

Demonster	Quarter	Limit	Values		Tool Open little
Parameter	Symbol	Min.	Max.	Unit	Test Condition
Overload current	I <sub>OV</sub> SR	_	±5	mA	58
RSTIN pullup resistor	R <sub>RST</sub> CC	50	250	kΩ	-
Read/Write inactive current <sup>4</sup>	I <sub>RWH</sub> <sup>2</sup>	-	-40	μΑ	$V_{OUT} = 2.4 V$
Read/Write active current <sup>4</sup>	I <sub>RWL</sub> <sup>3</sup>	-500	-	μΑ	$V_{OUT} = V_{OLmax}$
ALE inactive current <sup>4</sup>	I <sub>ALEL</sub> 2	_	30	μΑ	$V_{OUT} = V_{OLmax}$
ALE active current <sup>4</sup>	I <sub>ALEH</sub> <sup>3</sup>	500	-	μΑ	V <sub>OUT</sub> = 2.4 V
Port 6 inactive current <sup>4</sup>	I <sub>P6H</sub> 2	-	-40	μΑ	V <sub>OUT</sub> = 2.4 V
Port 6 active current <sup>4</sup>	I <sub>P6L</sub> <sup>3</sup>	-500	-	μΑ	$V_{OUT} = V_{OL1max}$
PORT0 configuration current <sup>4</sup>	I <sub>P0H</sub> <sup>2</sup>	-	-10	μΑ	$V_{IN} = V_{IHmin}$
	I <sub>POL</sub> <sup>3</sup>	-100	-	μA	$V_{IN} = V_{ILmax}$
XTAL1 input current	I <sup>IIC</sup>	-	±20	μA	$0 V < V_{IN} < V_{DD}$
Pin capacitance <sup>5</sup> (digital inputs/outputs)	C <sub>IO</sub> CC	-	10	pF	f = 1MHz T <sub>A</sub> = 25 °C
Power supply current	ICC	-	120 + 5 * f <sub>CPU</sub>	mA	RSTIN = V <sub>IL</sub> f <sub>CPU</sub> in [MHz] <sup>6</sup>
Idle mode supply current	I <sub>ID</sub>	-	40 + 2 * f <sub>CPU</sub>	mA	RSTIN = V <sub>IH1</sub> f <sub>CPU</sub> in [MHz] <sup>6</sup>
Power-down mode supply current	I <sub>PD</sub>	-	100	μΑ	$V_{DD} = 5.25 V^{7}$
V <sub>PP</sub> Read Current	I <sub>PPR</sub>	-	200	μΑ	$V_{PP} < V_{DD}$
V <sub>PP</sub> Write Current	I <sub>PPW</sub>	-	50	mA	at 20MHz 32-Bit programming V <sub>PP</sub> = 12V
V <sub>PP</sub> during Write/Read	V <sub>PP</sub>	11.4	12.6	V	

Notes 1. This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

2. The maximum current may be drawn while the respective signal line remains inactive.

3. The minimum current must be drawn in order to drive the respective signal line active.

4. This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected if they are used for  $\overline{CS}$  output and the open drain function is not enabled.

5. Not 100% tested, guaranteed by design characterization.

6. The supply current is a function of the operating frequency. This dependency is illustrated in the figure below.

These parameters are tested at  $V_{DDmax}$  and 20 MHz CPU clock with all outputs disconnected and all inputs at  $V_{IL}$  or  $V_{IH}$ .

7. This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{DD} - 0.1$  V to  $V_{DD}$ ,  $V_{REF} = 0$  V, all outputs (including pins configured as outputs) disconnected.

8. Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{OV} > V_{DD}$ +0.5V or  $V_{OV} < V_{SS}$ -0.5V). The absolute sum of input overload currents on all port pins may not exceed **50 mA**.

9. Power Down Current is to be defined.



Figure 10 : Supply/idle current as a function of operating frequency



#### XX.4 - A/D Converter Characteristics

 $\begin{array}{l} V_{\text{DD}} = 5 \; V \; \pm 5\%, \; V_{\text{SS}} = 0 \; V, \; T_{\text{A}} = -40 \; to \; +85 \; ^{\circ}\text{C} \\ 4.0 \; V \leq V_{\text{AREF}} \leq V_{\text{DD}} + 0.1 \; V, \; V_{\text{SS}} - 0.1 \; V \leq V_{\text{AGND}} \leq V_{\text{SS}} + 0.2 \; V \end{array}$ 

Table 19: A/D converter characteristics

Baramatar	Symbol	Lir	nit Values	Unit	Test	
Farameter	Symbol	Min.	Max.	Unit	Condition	
Analog input voltage range	V <sub>AIN</sub> SR	V <sub>AGND</sub>	V <sub>AREF</sub>	V	1	
Sample time	t <sub>S</sub> CC	_	2 t <sub>SC</sub>		24	
Conversion time	t <sub>C</sub> CC	_	14 $t_{CC}$ + $t_{S}$ + 4TCL		3 4	
Total unadjusted error	TUE CC	_	<u>+</u> 3	LSB	5	
Internal resistance of reference voltage source	R <sub>AREF</sub> SR	-	t <sub>CC</sub> / 165 - 0.25	kΩ	$t_{ m CC}$ in [ns] $^{ m 6~7}$	
Internal resistance of analog source	R <sub>ASRC</sub> SR	_	t <sub>S</sub> / 330 - 0.25	kΩ	$t_{ m S}$ in [ns] <sup>27</sup>	
ADC input capacitance	C <sub>AIN</sub> CC	_	33	pF	7	

Notes 1. V<sub>AIN</sub> may exceed V<sub>AGND</sub> or V<sub>AREF</sub> up to the absolute maximum ratings. However, the conversion result in these cases will be X000<sub>H</sub> or X3FF<sub>H</sub>, respectively.

2. During the sample time the input capacitance C1 can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within ts. After the end of the sample time ts, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>SC</sub> depend on programming and can be taken from the table above.

3. This parameter includes the sample time t<sub>S</sub>, the time for determining the digital result and the time to load the result register with the conversion result. Values for the conversion clock t<sub>CC</sub> depend on programming and can be taken from the table above.



4. This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.

5. TUE is tested at V<sub>AREF</sub>=5.0V, V<sub>AGND</sub>=0V, V<sub>DD</sub>=4.9V. It is guaranteed by design characterization for all other voltages within the defined voltage range.

The specified TUE is guaranteed only if an overload condition (see IOV specification) occurs on maximum 2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA. During the reset calibration sequence the maximum TUE may be  $\pm 4$  LSB.

6. During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within  $t_{CC}$ . The maximum internal resistance results from the programmed conversion timing.

10

11

Sample Clock t<sub>SC</sub>

t<sub>CC</sub>

 $\frac{t_{CC} * 2}{t_{CC} * 4}$ 

t<sub>CC</sub> \* 8

57

7. Not 100% tested, guaranteed by design characterization.

Sample time and conversion time of the ST10F167's ADC are programmable. The table below shows the timing calculations.

ADCON. 15 14 (ADCTC)	Conversion Clock $t_{CC}$	ADCON. 13 12 (ADSTC)
00	TCL * 24	00
01	Reserved, do not use	01

TCL \* 96

TCL \* 48

#### Table 20 : ADC timing calculations

### **XX.5 - AC Characteristics**

10

11

XX.5.1 - Test waveforms

Figure 11 : Input output waveforms







#### XX.5.2 - Definition of internal timing

The internal operation of the ST10F167 is controlled by the internal CPU clock  $f_{CPU}$ . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see Table 23).

The CPU clock signal can be generated via different mechanisms.

The duration of TCL and its variation (and also the derived external timing) depends on the mechanism used to generate  $f_{CPU}$ . This influence must be taken into consideration when calculating the timings for the ST10F167 (see Figure 13).

#### XX.5.3 - Direct Drive

57

When pin P0.15 (P0H.7) is low ('0') during reset the on-chip phase locked loop is disabled and the CPU clock is directly driven from the oscillator with the input clock signal.

The frequency of  $f_{CPU}$  directly follows the frequency of  $f_{XTAL}$  so the high and low time of  $f_{CPU}$ (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock  $f_{XTAL}$ .

The timings listed below that refer to TCL therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

This minimum value can be calculated via the following formula:

$$TCL_{min} = 1/f_{XTAL} * DC_{min}$$
  
DC= duty cycle

For two consecutive TCL the deviation caused by the duty cycle of  $f_{XTAL}$  is compensated so the duration of 2TCL is always  $1/f_{XTAL}$ . The minimum value TCL<sub>min</sub> therefore has to be used only once for timings that require an odd number of TCL (1,3,...). Timings that require an even number of TCLs (2,4,...) may use the formula: 2TCL =  $1/f_{XTAL}$ . The address float timings in Multiplexed bus mode ( $t_{11}$  and  $t_{45}$ ) use the maximum duration of TCL (TCL<sub>max</sub> =  $1/f_{XTAL} * DC_{max}$ ) instead of TCL<sub>min</sub>.

#### XX.5.4 - Phase locked loop

When pin P0.15 (P0H.7) is high ('1') during reset the on-chip phase locked loop is enabled and provides the CPU clock. The PLL multiplies the input frequency by 4 (i.e.  $f_{CPU} = f_{XTAL} * 4$ ). With every fourth transition of  $f_{XTAL}$  the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of  $f_{CPU}$  is constantly adjusted so it is locked to  $f_{XTAL}$ . The slight variation causes a jitter of  $f_{CPU}$  which also effects the duration of individual TCLs.

The timings listed in the AC Characteristics that refer to TCL therefore must be calculated using the minimum TCL that is possible under the respective circumstances..



Figure 13 : Generation Mechanisms for the CPU clock

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so that it remains locked to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and figure below).

For a period of N \* TCL the minimum value is computed using the corresponding deviation  $D_N$ :

TCL<sub>min</sub>= TCL<sub>NOM</sub>\*(1 - 
$$|D_N| / 100$$
)  
D<sub>N</sub>= ±(4 - N/15)[%]

where N = number of consecutive TCLs and  $1 \le N \le 40$ . So for a period of 3 TCLs (i.e. N = 3):

Figure 14 : Approximated maximum PLL jitter

$$D_{3} = 4 - 3/15$$
  
= 3.8%  
TCL<sub>min</sub> = TCL<sub>NOM</sub> × (1 - 3.8/100)  
= TCL<sub>NOM</sub> × 0.962  
(24.1 nsec@f<sub>CPU</sub> = 20MHz)

This is especially important for bus cycles using waitstates and for the operation of timers, serial interfaces, etc.

For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.

<u>لرک</u>



### XX.5.5 - External clock drive XTAL1

 $V_{DD} = 5 \text{ V} \pm 5\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_A = -40 \text{ to } +85 \text{ °C}$ **Table 21 :** External clock drive XTAL1

Parameter	Symbol	Direct Drive 1:1		PLL	Unit	
Falameter	Symbol	Min.	Max.	Min.	Max.	Unit
Oscillator period	t <sub>OSC</sub> SR	50 <sup>1</sup>	1000	200	333	ns
High time	t <sub>1</sub> SR	25	_	6	_	ns
Low time	t <sub>2</sub> SR	25	-	6	-	ns
Rise time	t <sub>3</sub> SR	-	10	-	10	ns
Fall time	t <sub>4</sub> SR	-	10	_	10	ns

Note 1. Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.

Figure 15 : External clock drive XTAL1



### XX.5.6 - Memory cycle variables

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes how these variables are to be computed.

#### Table 22 : Memory cycle variables

Description	Symbol	Values
ALE Extension	t <sub>A</sub>	TCL * <alectl></alectl>
Memory Cycle Time Waitstates	t <sub>C</sub>	2TCL * (15 - <mctc>)</mctc>
Memory Tristate Time	t <sub>F</sub>	2TCL * (1 - <mttc>)</mttc>

### XX.5.7 - Multiplexed Bus

 $\begin{array}{l} V_{DD} = 5 \ V \ \pm 5\%, V_{SS} = 0 \ V, \ T_A = -40 \ to \ \pm 85 \ ^{\circ}C \\ C_L \ (for \ PORT0, \ PORT1, \ Port \ 4, \ ALE, \ \overline{RD}, \ \overline{WR}, \ \overline{BHE}, \ CLKOUT) = 100 \ pF, \\ C_L \ (for \ Port \ 6, \ \overline{CS}) = 100 \ pF \end{array}$ 

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20-MHz CPU clock without waitstates)

Table 23 : Multiplexed bus characteristics

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable 0 1/2TCL = 1	Unit	
			Min.	Max.	Min.	Max.	
ALE high time	t <sub>5</sub>	CC	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	t <sub>6</sub>	CC	$0 + t_A$	-	TCL - 25 + t <sub>A</sub>	-	ns
Address hold after ALE	t7	СС	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	-	ns
ALE falling edge to RD, WR (with RW-delay)	t <sub>8</sub>	CC	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	t <sub>9</sub>	СС	-10 + t <sub>A</sub>	-	-10 + t <sub>A</sub>	_	ns
Address float after $\overline{RD}$ , $\overline{WR}$ (with RW-delay)	t <sub>10</sub>	CC	—	5	_	5	ns
Address float after $\overline{RD}$ , $\overline{WR}$ (no RW-delay)	t <sub>11</sub>	CC	-	30	_	TCL + 5	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	25 + t <sub>C</sub>	_	2TCL - 25 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	65 + t <sub>C</sub>	-	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	-	5 + t <sub>C</sub>	_	2TCL - 45 + t <sub>C</sub>	ns



# Table 23 : Multiplexed bus characteristics (continued)

Parameter		mbol	Max. CPU Clock = 20 MHz		Variable ( 1/2TCL = 1	CPU Clock to 20 MHz	Unit
			Min. Max.		Min.	Max.	]
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	-	55 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	-	$40 + t_{A} + t_{C}$	-	3TCL - 35 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	$60 + 2t_A + t_C$	-	4TCL - 40 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	-	0	-	ns
Data float after RD	t <sub>19</sub>	SR	-	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	SR	15 + t <sub>C</sub>	-	2TCL - 35 + t <sub>C</sub>	-	ns
Data hold after WR	t <sub>23</sub>	СС	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	-	ns
ALE rising edge after RD, WR	t <sub>25</sub>	СС	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	-	ns
Address hold after $\overline{RD}$ , $\overline{WR}$	t <sub>27</sub>	CC	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	_	ns
ALE falling edge to CS	t <sub>38</sub>	CC	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	-	$45 + t_{\rm C} + 2t_{\rm A}$	-	3TCL - 30 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>40</sub>	CC	60 + t <sub>F</sub>	-	3TCL - 15 + t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	20 + t <sub>A</sub>	-	TCL - 5 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	СС	-5 + t <sub>A</sub>	_	-5 + t <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	СС	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	-	25	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	-	15 + t <sub>C</sub>	_	2TCL - 35 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	-	50 + t <sub>C</sub>	-	3TCL - 25 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	CC	40 + t <sub>C</sub>	-	2TCL - 10 + t <sub>C</sub>	-	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	65 + t <sub>C</sub>	-	3TCL - 10 + t <sub>C</sub>	-	ns
Data valid to WrCS	t <sub>50</sub>	CC	35 + t <sub>C</sub>	-	2TCL - 15 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	-	0	-	ns
Data float after RdCS	t <sub>52</sub>	SR	_	30 + t <sub>F</sub>	-	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub>	CC	30 + t <sub>F</sub>	-	2TCL - 20 + t <sub>F</sub>	-	ns
Data hold after WrCS	t <sub>56</sub>	CC	30 + t <sub>F</sub>	-	2TCL - 20 + t <sub>F</sub>	_	ns

Figure 16 : External memory cycle: multiplexed bus, with read/write delay, normal ALE



Figure 17 : External memory cycle: multiplexed bus, with read/write delay, extended ALE



Figure 18 : External memory cycle: multiplexed bus, no read/write delay, normal ALE



Figure 19 : External memory cycle: multiplexed bus, no read/write delay, extended ALE



#### XX.5.8 - Demultiplexed Bus

 $V_{DD} = 5 V \pm 5\%, V_{SS} = 0 V, T_A = -40 \text{ to } +85 \text{ }^{\circ}C$   $C_L \text{ (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF,$   $C_L \text{ (for Port 6, CS)} = 100 pF$ ALE cycle time = 4 TCL + 2t<sub>A</sub> + t<sub>C</sub> + t<sub>F</sub> (100 ns at 20-MHz CPU clock without waitstates)

Table 24 : Demultiplexed bus characteristics

Parameter		nbol	Max. Clock =	CPU 20 MHz	Variable C 1/2TCL = 1	Unit	
			Min.	Max.	Min.	Max.	
ALE high time	t <sub>5</sub>	СС	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	t <sub>6</sub>	СС	0 + t <sub>A</sub>	-	TCL - 25 + t <sub>A</sub>	-	ns
ALE falling edge to RD, WR (with RW-delay)	t <sub>8</sub>	СС	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	-	ns
ALE falling edge to $\overline{RD}$ , $\overline{WR}$ (no RW-delay)	t <sub>9</sub>	СС	-10 + t <sub>A</sub>	-	-10 + t <sub>A</sub>	-	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	СС	25 + t <sub>C</sub>	-	2TCL - 25 + t <sub>C</sub>	-	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	СС	65 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	-	5 + t <sub>C</sub>	-	2TCL - 45 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	-	55 + t <sub>C</sub>	-	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	-	$40 + t_A + t_C$	-	3TCL - 35 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	-	$60 + 2t_{A} + t_{C}$	_	4TCL - 40 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	-	0	-	ns
Data float after RD rising edge (with RW-delay)	t <sub>20</sub>	SR	-	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	ns
Data float after RD rising edge (no RW-delay)	t <sub>21</sub>	SR	-	15 + t <sub>F</sub>	-	TCL - 10 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	СС	15 + t <sub>C</sub>	-	2TCL - 35 + t <sub>C</sub>	-	ns
Data hold after WR	t <sub>24</sub>	СС	15 + t <sub>F</sub>	-	TCL - 10 + t <sub>F</sub>	-	ns
ALE rising edge after $\overline{RD}$ , $\overline{WR}$	t <sub>26</sub>	СС	-10 + t <sub>F</sub>	-	-10 + t <sub>F</sub>	-	ns
Address hold after RD, WR	t <sub>28</sub>	СС	-2.5 + t <sub>F</sub>	-	-2.5 + t <sub>F</sub>	-	ns
ALE falling edge to CS	t <sub>38</sub>	СС	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	-	$45 + t_{\rm C} + 2t_{\rm A}$	_	3TCL - 30 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>41</sub>	СС	10 + t <sub>F</sub>	-	TCL - 15 + t <sub>F</sub>	-	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	СС	20 + t <sub>A</sub>	-	TCL - 5 + t <sub>A</sub>	-	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	-5 + t <sub>A</sub>	-	-5 + t <sub>A</sub>	-	ns

57

# Table 24 : Demultiplexed bus characteristics (continued)

Parameter		nbol	Max. Clock =	CPU 20 MHz	Variable C 1/2TCL = 1	Unit	
			Min.	Max.	Min.	Max.	
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	-	15 + t <sub>C</sub>	_	2TCL - 35 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	-	50 + t <sub>C</sub>	-	3TCL - 25 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	СС	40 + t <sub>C</sub>	-	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	СС	65 + t <sub>C</sub>	-	3TCL - 10 + t <sub>C</sub>	-	ns
Data valid to WrCS	t <sub>50</sub>	СС	35 + t <sub>C</sub>	-	2TCL - 15 + t <sub>C</sub>	-	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	-	0	-	ns
Data float after RdCS (with RW-delay)	t <sub>53</sub>	SR	-	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Data float after RdCS (no RW-delay)	t <sub>68</sub>	SR	_	5 + t <sub>F</sub>	_	TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>55</sub>	СС	-10 + t <sub>F</sub>	-	-10 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>57</sub>	CC	10 + t <sub>F</sub>	-	TCL - 15 + t <sub>F</sub>	_	ns

Figure 20 : External memory cycle: demultiplexed bus, with read/write delay, normal ALE



Figure 21 : External memory cycle: demultiplexed bus, with read/write delay, extended ALE



Figure 22 : External memory cycle: demultiplexed bus, no read/write delay, normal ALE



Figure 23 : External memory cycle: demultiplexed bus, no read/write delay, extended ALE



#### XX.5.9 - CLKOUT and READY

 $\begin{array}{l} V_{DD} = 5 \ V \ \pm 5\%, \ V_{SS} = 0 \ V, \ T_A = -40 \ to \ \pm 85 \ ^{\circ}C \\ C_L \ (for \ PORT0, \ PORT1, \ Port \ 4, \ ALE, \ \overline{RD}, \ \overline{WR}, \ \overline{BHE}, \ CLKOUT) = 100 \ pF, \\ C_L \ (for \ Port \ 6, \ \overline{CS}) = 100 \ pF \end{array}$ 

### Table 25 : CLKOUT and READY

Parameter	Symbol		Max. Clock =	CPU 20 MHz	Variable C 1/2TCL = 1	CPU Clock to 20 MHz	Unit
			Min.	Max.	Min.	Max.	
CLKOUT cycle time	t <sub>29</sub>	CC	50	50	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	20	-	TCL – 5	-	ns
CLKOUT low time	t <sub>31</sub>	СС	15	-	TCL – 10	_	ns
CLKOUT rise time	t <sub>32</sub>	СС	_	5	-	5	ns
CLKOUT fall time	t <sub>33</sub>	СС	_	10	-	10	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	СС	-5 + t <sub>A</sub>	10 + t <sub>A</sub>	-5 + t <sub>A</sub>	10 + t <sub>A</sub>	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	30	-	30	-	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	0	-	0	-	ns
Asynchronous READY low time	t <sub>37</sub>	SR	65	-	2TCL + 15	-	ns
Asynchronous READY setup time <sup>1</sup>	t <sub>58</sub>	SR	15	-	15	-	ns
Asynchronous READY hold time <sup>1</sup>	t <sub>59</sub>	SR	0	-	0	-	ns
Async. $\overline{READY}$ hold time after $\overline{RD}$ , $\overline{WR}$ high (Demultiplexed Bus) <sup>2</sup>	t <sub>60</sub>	SR	0	$0 + t_{c} + 2t_{A} + t_{F} $ 2	0	TCL - 25 + $t_c + 2t_A$ + $t_F ^2$	ns

Notes 1. These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

2. Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.

The  $2t_A$  and  $2t_c$  refer to the next bus cycle,  $t_F$  refers to the current bus cycle.

#### Figure 24 : CLKOUT and READY



Notes 1. Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).

2. The leading edge of the respective command depends on RW-delay.

3. READY sampled HIGH at this sampling point generates a READY controlled waitstate, READY sampled LOW at this sampling point terminates the currently running bus cycle.

4. READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).

5. If the Asynchronous  $\overline{READY}$  signal does not fulfil the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfil  $t_{37}$  in order to be safely synchronized. This is guaranteed if  $\overline{READY}$  is removed in response to the command (see Note <sup>4)</sup>).

6. Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here. For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.

7. The next external bus cycle may start here.

#### XX.5.10 - External Bus Arbitration

 $_{VDD} = 5 V \pm 5\%, V_{SS} = 0 V, T_A = -40 \text{ to } +85 \ ^{\circ}C \\ C_L (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 \text{ pF}, \\ C_L (for Port 6, CS) = 100 \text{ pF}.$ 

 Table 26 : External bus arbitration

Parameter	Symbol .		Max. Clock =	CPU 20 MHz	Variable C 1/2TCL M	CPU Clock = 1 to 20 Hz	Unit
			Min.	Max.	Min.	Max.	
HOLD input setup time to CLKOUT	t <sub>61</sub>	SR	35	-	35	-	ns
CLKOUT to HLDA high or BREQ low delay	t <sub>62</sub>	СС	_	20	-	20	ns
CLKOUT to HLDA low or BREQ high delay	t <sub>63</sub>	CC	_	20	-	20	ns
CSx release	t <sub>64</sub>	СС	_	20	-	20	ns
CSx drive	t <sub>65</sub>	СС	-5	25	-5	25	ns
Other signals release	t <sub>66</sub>	СС	_	20	-	20	ns
Other signals drive	t <sub>67</sub>	CC	-5	25	-5	25	ns

Figure 25 : External bus arbitration, releasing the bus



Notes 1. The ST10F167 will complete the currently running bus cycle before granting bus access.

2. This is the first possibility for BREQ to become active.

3. The  $\overline{CS}$  outputs will be resistive high (pullup) after  $t_{64}$ .



Figure 26 : External bus arbitration (regaining the bus)



Notes 1. This is the last opportunity for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the ST10F167 requesting the bus.

2. The next ST10F167 driven bus cycle may start here.

# XXI - PACKAGE MECHANICAL DATA

Figure 27 : Package Outline PQFP144 (28 x 28 mm)



Dimonsions	Millimeters <sup>1</sup>			Inches (approx)				
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.		
A			4.07			0.160		
A1	0.25			0.010				
A2	3.17	3.42	3.67	0.125	0.133	0.144		
В	0.22		0.38	0.009		0.015		
с	0.13		0.23	0.005		0.009		
D	30.95	31.20	31.45	1.219	1.228	1.238		
D1	27.90	28.00	28.10	1.098	1.102	1.106		
D3		22.75			0.896			
e		0.65			0.026			
E	30.95	31.20	31.45	1.219	1.228	1.238		
E1	27.90	28.00	28.10	1.098	1.102	1.106		
L	0.65	0.80	0.95	0.026	0.031	0.037		
L1		1.60			0.063			
К		-	0° (Min.),	7° (Max.)				

*Note* Package dimensions are in mm. The dimensions quoted in inches are rounded.

#### **XXII - ORDERING INFORMATION**

Salestype	Temperature range	Package
ST10F167-Q6	-40°C to 85°C	PQFP144 (28 x 28)

#### **XXIII - REVISION HISTORY**

This is revision 3 of this document. The differences between rev 3 and rev 2 are as follows:

- Update of the ST logo and company name.

- Re-formatting of the micron symbol for correct transfer onto web.
- Preliminary Data becomes Data Sheet.

The differences between rev 2 and rev 1 are as follows:

"GPT1 timer input frequencies, resolution and periods" on page 28	Table added
"GPT2 timer input frequencies, resolution and period" on page 29	Table added
"PWM unit frequencies and resolution at 20MHz CPU clock" on page 31	Table added
"Synchronous baud rate and reload values" on page 35	Table added
"Watchdog timer range" on page 36	Table added
"Bootstrap Loader" on page 38	Text changed
Page format of the datasheet cover changed	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

