## 16-BIT MCU WITH 128KBYTE FLASH MEMORY

- HIGH PERFORMANCE CPU
- 16-BIT CPU WITH 4-STAGE PIPELINE.
- 16-BIT CPU WITH 4 STAGE PIPELINE
- 100NS INSTRUCTION CYCLE TIME AT 20 MHz CPU CLOCK
- 500NS MULTIPLICATION (16*16 BIT)
$-1 \mu$ S DIVISION (32/16 BIT)
- ENHANCED BOOLEAN BIT MANIPULATION FACILITIES
- ADDITIONAL INSTRUCTIONS TO SUPPORT HLL AND OPERATING SYSTEMS
- SINGLE-CYCLE CONTEXT SWITCHING SUPPORT
- MEMORY ORGANIZATION
- 2K BYTE ON-CHIP INTERNAL RAM
- 2K BYTE ON-CHIP EXTENSION RAM
- 128K BYTE ON-CHIP FLASH MEMORY
-FLASH WITH 4 INDEPENDENTLY ERASABLE BANKS
- FAST AND FLEXIBLE BUS
- PROGRAMMABLEEXTERNALBUSCHARACTERISTICS FOR DIFFERENT ADDRESS RANGES
- 8-BIT OR 16-BIT EXTERNAL DATA BUS.
- MULTIPLEXED OR DE-MULTIPLEXED EXTERNAL ADDRESS/DATA BUSES
- FIVE PROGRAMMABLECHIP-SELECT SIGNALS.
- HOLD AND HOLD-ACKNOWLEDGE BUS ARBITRATION SUPPORT
- FAIL-SAFE PROTECTION
- PROGRAMMABLE WATCHDOG TIMER
- ON-CHIP CAN 2.0B INTERFACE
- ON-CHIP BOOTSTRAP LOADER
- INTERRUPT
- 8-CHANNEL PEC FOR SINGLE CYCLE, INTERRUPT DRIVEN DATA TRANSFER
- 16-PRIORITY-LEVELINTERRUPTSYSTEM WITH 56 SOURCES, SAMPLE-RATE DOWN TO 50ns
- TIMERS
- TWO MULTI-FUNCTIONAL GENERAL-PURPOSE TIMER UNITS WITH 5 TIMERS
- TWO 16-BIT CAPTURE/COMPARE UNITS
- A/D CONVERTER
- 16-CHANNEL 10-BIT 9.7 $\mu$ S CONVERSION TIME
- CLOCK GENERATION
- ON-CHIP PLL
- DIRECT CLOCK INPUT
- UP TO 111 GENERAL PURPOSE I/O LINES
- PROGRAMMABLE THRESHOLD (HYSTERESIS)


PQFP144 (28 x 28 mm) (Plastic Quad Flat Pack)

- IDLE AND POWER DOWN MODES
- IDLE CURRENT < 70 mA
- POWER DOWN SUPPLY CURRENT < $100 \mu \mathrm{~A}$.
- 4-CHANNEL PWM UNIT
- SERIAL CHANNELS
- SYNCHRONOUS/ASYNCH SERIAL CHANNEL.
- HIGH SPEED SYNCHRONOUS CHANNEL
- ELECTRICAL CHARACTERISTICS
- POWER - $5 \mathrm{~V} \pm 10 \%$
- DEVELOPMENT SUPPORT
- C-COMPILERS, MACRO-ASSEMBLER PACKAGES, EMULATORS, EVALUATION BOARDS, HLL-DEBUGGERS, SIMULATORS, LOGIC ANALYZER DISASSEMBLERS, PROGRAMMING BOARDS
- PACKAGE OPTION
- 144-PIN PQFP PACKAGE

TABLE OF CONTENTS Page
I INTRODUCTION ..... 4
II PIN DATA ..... 5
III FUNCTIONAL DESCRIPTION ..... 10
IV MEMORY ORGANIZATION ..... 11
V FLASH MEMORY ..... 12
V. 1 FLASH PROGRAMMING AND ERASING ..... 12
V. 2 FLASH CONTROL REGISTER (FCR) ..... 12
V.2.1 Flash memory security ..... 14
VI EXTERNAL BUS CONTROLLER. ..... 16
VII CENTRAL PROCESSING UNIT (CPU) ..... 17
VIII INTERRUPT SYSTEM ..... 18
IX CAPTURE/COMPARE (CAPCOM) UNITS. ..... 21
$X \quad$ GENERAL PURPOSE TIMER (GPT) UNIT ..... 22
X. 1 GPT1 ..... 22
X. 2 GPT2 ..... 22
XI PWM MODULE ..... 25
XII PARALLEL PORTS ..... 26
XIII A/D CONVERTER. ..... 26
XIV SERIAL CHANNELS ..... 27
XIV. 1 ASCO ..... 27
XIV. 2 HIGH SPEED SYNCHRONOUS SERIAL CHANNEL (SSC) ..... 27
XV CAN MODULE ..... 28
XVI WATCHDOG TIMER ..... 28
XVII INSTRUCTION SET ..... 29
XVIII BOOTSTRAP LOADER. ..... 30
XIX SPECIAL FUNCTION REGISTERS ..... 31
XX ELECTRICAL CHARACTERISTICS ..... 37
XX. 1 ABSOLUTE MAXIMUM RATINGS ..... 37
XX. 2 PARAMETER INTERPRETATION ..... 37
XX. 3 DC CHARACTERISTICS ..... 37
TABLE OF CONTENTS (continued) Page
XX. 4 A/D CONVERTER CHARACTERISTICS ..... 39
XX. 5 AC CHARACTERISTICS ..... 40
XX.5.1 Test waveforms ..... 40
XX.5.2 Definition of internal timing ..... 41
XX.5.3 Direct Drive ..... 41
XX.5.4 Phase locked loop ..... 41
XX.5.5 External clock drive XTAL1 ..... 42
XX.5.6 Memory cycle variables ..... 43
XX.5.7 Multiplexed Bus ..... 43
XX.5.8 Demultiplexed Bus. ..... 49
XX.5.9 CLKOUT and READY ..... 55
XX.5.10 External Bus Arbitration ..... 57
XXI PACKAGE MECHANICAL DATA ..... 59
XXII ORDERING INFORMATION ..... 60
XXIII REVISION HISTORY ..... 60


## I-INTRODUCTION

The ST10F167 is a derivative of the STMicroelectronics 16 -bit single-chip CMOS microcontrollers. It combines high CPU performance with
high peripheral functionality and enhanced $1 / O$ capabilities. It also provides on-chip high-speed RAM and clock generation via PLL.

Figure 1 : Logic symbol


## II - PIN DATA

Figure 2 : Pin out


## II - PIN DATA (continued)

Table 1 : Pin list

| Symbol | Pin | Type | Function |  |
| :---: | :---: | :---: | :--- | :--- | :--- |
| P6.0-P6.7 | $1-8$ | I/O | Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for <br> input or output via direction bits. For a pin configured as input, the output <br> driver is put into high-impedance state. Port 6 outputs can be configured <br> as push/pull or open drain drivers. The following Port 6 pins also serve for |  |
|  |  |  |  | alternate functions: |

## II - PIN DATA (continued)

Table 1 : Pin list (continued)

| Symbol | Pin | Type | Function |
| :---: | :---: | :---: | :---: |
| P2.0-P2.15 | 47-54 <br> 57-64 <br> 47 <br> 54 <br> 57 <br> 64 | $\begin{gathered} \text { I/O } \\ \\ \\ \text { I/O } \\ \ldots \\ 1 / O \\ \text { I/O } \\ \text { I } \\ \ldots \\ 1 / 0 \\ \text { I } \\ \text { I } \end{gathered}$ | Port 2 is a 16 -bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). <br> The following Port 2 pins also serve for alternate functions: |
| $\begin{gathered} \text { P3.0-P3.13, } \\ \text { P3.15 } \end{gathered}$ | 65-70, 73-0, 81 $\begin{aligned} & 65 \\ & 66 \\ & 67 \\ & 68 \\ & 69 \\ & 70 \\ & 73 \\ & 74 \\ & 75 \\ & 76 \\ & 77 \\ & 78 \\ & 79 \\ & 80 \\ & 81 \end{aligned}$ |  | Port 3 is a 15 -bit (P3.14 is missing) bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special). <br> The following Port 3 pins also serve for alternate functions: |
| P4.0 -P4.7 | $\begin{gathered} \hline 85-92 \\ \\ 85 \\ 90 \\ 91 \\ 92 \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Port 4 is an 8 -bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port 4 can be used to output the segment address lines : |
| $\overline{\mathrm{RD}}$ | 95 | 0 | External Memory Read Strobe. $\overline{\mathrm{RD}}$ is activated for every external instruction or data read access. |

## II - PIN DATA (continued)

Table 1 : Pin list (continued)

| Symbol | Pin | Type | Function |
| :---: | :---: | :---: | :---: |
| $\overline{\text { WR/WRL }}$ | 96 | O | External Memory Write Strobe. In $\overline{W R}$-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16 -bit bus, and for every data write access on an 8 -bit bus. See WRCFG in register SYSCON for mode selection. |
| READY/㡽EADY | 97 | 1 | Ready Input. The active level is programmable. When the Ready function is enabled, the selected inactive level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to the selected active level. |
| ALE | 98 | 0 | Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes. |
| $\overline{E A}$ | 99 | 1 | External Access Enable pin. A low level at this pin during and after Reset forces the ST10F167 to begin instruction execution out of external memory. A high level forces execution out of the internal Flash Memory. |
| PORTO: POL.0-POL.7, POH.O-POH. 7 | $\begin{gathered} 100-107, \\ 108, \\ 111-117 \end{gathered}$ | I/O | Port 0 consists of the two 8-bit bidirectional I/O ports POL and POH. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port 0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes. <br> Demultiplexed bus modes: <br> Multiplexed bus modes: |
| PORT1: <br> P1L.O-P1L.7, <br> P1H.0-P1H. 7 | $\begin{gathered} \text { 118-125, } \\ \text { 128-135 } \\ \\ \\ 132 \\ 133 \\ 134 \\ 135 \end{gathered}$ | I/O <br> I <br> I <br> I <br> I | Port 1 consists of the two 8 -bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 1 is used as the 16 -bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode. <br> The following PORT1 pins also serve for alternate functions: |
| $\begin{aligned} & \hline \text { XTAL1 } \\ & \text { XTAL2 } \end{aligned}$ | $\begin{aligned} & 138 \\ & 137 \end{aligned}$ | I | Input to the oscillator amplifier and input to the internal clock generator <br> Output of the oscillator amplifier circuit. <br> To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed. |
| $\overline{\text { RSTIN }}$ | 140 | 1 | Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F167. An internal pullup resistor permits power-on reset using only a capacitor connected to $\mathrm{V}_{\mathrm{SS}}$. <br> In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the RSTIN line is pulled low for the duration of the internal reset sequence. |

## II - PIN DATA (continued)

Table 1 : Pin list (continued)

| Symbol | Pin | Type | Function |
| :---: | :---: | :---: | :---: |
| $\overline{\text { RSTOUT }}$ | 141 | O | Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog-timer reset. $\overline{\text { RSTOUT }}$ remains low until the EINIT (end of initialization) instruction is executed. |
| $\overline{\mathrm{NMI}}$ | 142 | 1 | Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = ' 0 ' in SYSCON register, when the PWRDN (power down) instruction is executed, the $\overline{\text { NMI }}$ pin must be low in order to force the ST10F167 to go into power down mode. If $\overline{\text { NMI }}$ is high and PWDCFG $=$ ' 0 ', when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally. |
| $\mathrm{V}_{\text {AREF }}$ | 37 | - | Reference voltage for the A/D converter. |
| $\mathrm{V}_{\text {AGND }}$ | 38 | - | Reference ground for the A/D converter. |
| $\mathrm{V}_{\text {PP }} /$ RPD | 84 | - | Flash programming voltage (ST10F167 ONLY). <br> This pin accepts the programming voltage for ST10F167 derivatives with on-chip Flash memory. <br> It is used also as the timing pin for the return from powerdown circuit and power-up asynchronous reset. |
| $\mathrm{V}_{\mathrm{DD}}$ | $\begin{gathered} 17,46, \\ 56,72, \\ 82,93, \\ 109,126, \\ 136,144 \end{gathered}$ | - | Digital Supply Voltage: <br> $=+5 \mathrm{~V}$ during normal operation and idle mode. <br> $\geq+2.5 \mathrm{~V}$ during power down mode |
| $\mathrm{V}_{\text {SS }}$ | $\begin{gathered} 18,45, \\ 55,71, \\ 83,94, \\ 110,127, \\ 139,143 \end{gathered}$ | - | Digital Ground. |

## III - FUNCTIONAL DESCRIPTION

The architecture of the ST10F167 combines advantages of both RISC and CISC processors and an advanced peripheral subsystem.

The following block diagram gives an overview of the different on-chip components and the high bandwidth internal bus structure of the ST10F167.

Figure 3 : Block diagram


## IV - MEMORY ORGANIZATION

The memory space of the ST10F167 is configured in a Von-Neumann architecture. Code memory, data memory, registers and I/O ports are organized within the same linear address space of 16M Byte. The entire memory space can be accessed Bytewise or Wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The ST10F167 provides 128K Byte of on-chip flash memory.

2K Byte of on-chip Internal RAM stores user defined variables for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 Wordwide (R0 to R15) and/or Bytewide (RLO, RH0, ... RL7, RH7) so-called General Purpose Registers (GPRs).

1024 Byte (2 * 512 Byte) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are Wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for other/ future members of the ST10 family.
2K Byte of on-chip Extension RAM (XRAM) are provided to store user data, user stacks or code. The XRAM is accessed like external memory and cannot be used for the system stack or register banks, and is not bit-addressable. The XRAM allows 16 -bit accesses with maximum speed.
In order to meet the needs of designs where more memory is required than is provided on chip, up to 16M Byte of external RAM and/or ROM can be connected to the microcontroller.

## V - FLASH MEMORY

The ST10F167 provides 128K Byte of on-chip, electrically erasable and re-programmable Flash EPROM. The flash memory is organized in 32 bit wide blocks. Double Word instructions can be fetched in one machine cycle. The flash memory can be used for both code and data storage. It is organised into four banks of sizes $8 \mathrm{~K}, 24 \mathrm{~K}, 48 \mathrm{~K}$ and 48K Byte. Each of these banks can be erased independently. This prevents unnecessary re-programming of the whole flash memory when only partial re-programming is required.

The first 32K Byte of the FLASH memory are located in segment 0 (Oh to 007FFFh) during reset, and include the reset and interrupt vectors. The rest of the FLASH memory is mapped in segments 1 and 2 (018000h to 02FFFFh). For flexibility, the first 32 K Byte of the FLASH memory may be remapped to segment 1 (010000h to 017FFFh) during initialization. This allows the interrupt vectors to be programmed from the external memory, while retaining the common routines and constants that are programmed into the FLASH memory.
Table 2 : Flash memory bank addresses

| Bank | Addresses (Segment 0) | Size <br> (Byte) |
| :---: | :--- | :---: |
| 0 | 000000 h to 07FFFh | 48 K |
| 1 | and 018000h to 01BFFFh | 48 K |
| 2 | 01 C000h to 027FFFh | 24 K |
| 3 | 028000 h to 02DFFFh | 8 K |
|  | 02E000h to 02FFFFh |  |

## V. 1 - Flash programming and erasing

The FLASH memory is programmed using the PRESTO F Program Write algorithm. Erasure of the FLASH memory is performed in the program mode using the PRESTO F Erase algorithm.

Timing of the Write/Erase cycles is automatically generated by a programmable timer and completion is indicated by a flag. A second flag indicates that the $\mathrm{V}_{\mathrm{PP}}$ voltage was correct for the whole pro-
gramming cycle. This guarantees that a good write/erase operation has been carried out.

Table 3 : Flash Parameters

| Parameter | Units | Min | Typical | Max |
| :--- | :---: | :---: | :---: | :---: |
| Word <br> Programming <br> Time | $\mu$ sec | 12.8 | 12.8 | 1250 |
| Bank Erasing <br> Time | sec |  | 0.5 | 30 |
| Endurance | cycles | 1000 |  |  |
| Flash VPP | volts | 11.4 |  | 12.6 |

## V. 2 - Flash Control Register (FCR)

In the standard operation mode, the FLASH memory can be accessed in the same way as the normal mask-programmable on-chip ROM. All appropriate direct and indirect addressing modes can be used for reading the FLASH memory.
All programming or erase operations are controlled via a 16-bit register, the FCR. The FCR is not an SFR or GPR. To prevent inadvertent writing to the FLASH memory, the FCR is locked and inactive during the standard operation mode. The FLASH memory writing mode must be entered before a valid access to the FCR is provided. This is done via a special key code instruction sequence.
The FCR is virtually mapped into the active address space of the Flash memory. It can only be accessed with direct 16-bit (mem) addressing modes. Since the FCR is neither byte, nor bit-addressable, only word operand instructions can be used for FCR accesses. By default, the FCR can be accessed with any even address from 000000h to 07FFFEh and 018000h to 02FFFEh. If the first 32 K byte Block of the FLASH memory is mapped to segment 1, the corresponding even FCR addresses are 010000h to 017FFEh. Note that DPP referencing and DPP contents must be considered for FCR accesses. If an FCR access is attempted via an odd address, an illegal operand access hardware trap will occur.
FCR Flash Control Register: Reset Condition: 0000h (Read).

## V - FLASH MEMORY (continued)

Table 4 : Flash control register bit definition

| Bit number \& name | Description |
| :---: | :---: |
| b15 = FWMSET <br> Flash Writing Mode Set. | This bit is set to "1" automatically once the Flash writing mode is entered. To exit from the Flash writing mode, FWMSET must be set to "0". Since only word values can be written to FCR, care must be taken that FWMSET is not cleared inadvertently. Therefore, for any command written to FCR (except for the return to the Flash standard mode), FWMSET must be set to " 1 ". Reset condition of FWMSET is " 0 ". |
| b14-b10 | These bits are reserved for future development, they must be written to "0". |
| b9-b8 = BE0,1 <br> Bank erase select. | Select the Flash memory bank to be erased. The physical addresses of bank 0 depends on the which Flash memory map has been chosen. In Flash operating modes, other than the erasing mode, these bits are not significant. At reset BE1,0 are set to "00". |
| b7 = WDWW <br> Word/double word write. | Determines the word width used for programming operations: 16 -bit (WDWW $=0$ ) or 32 -bit (WDWW = "1"). In Flash operation modes, other than the programming mode, this bit is not significant. At reset, WDWW is set to "0". |
| b6-b5 = CKCTL0,1 <br> Flash Timer Clock Control. | Control the width (TPRG) of the programming or erase pulses applied to the Flash memory cells during the operation. TPRG varies in an inverse ratio to the clock frequency. To avoid putting the Flash memory under critical stress conditions, the width of one single programming or erase pulse and the programming or erase time, must not exceed defined values. Thus the maximum number of programming or erase attempts, depends on the system clock frequency. RESET state: 00. |
| b4 = VPPRIV <br> $V_{\text {PP }}$ Revelation b | Read-only bit reflects the state of the $\mathrm{V}_{\text {PP }}$ voltage in the Flash writing mode. If VPPRIV is set to " 0 ", this indicates that $\mathrm{V}_{\mathrm{PP}}$ is below the threshold necessary for reliable programming. The normal reaction to this indication is to check the $\mathrm{V}_{\mathrm{PP}}$ power supply and to then repeat the intended operation. If the $\mathrm{V}_{\mathrm{PP}}$ voltage is above a sufficient margin, VPPRIV will be set to " 1 ". The reset state of the VPPRIV bit depends on the state of the external $\mathrm{V}_{\mathrm{PP}}$ voltage at the $V_{\text {PP }}$ pin. |
| b3 = FCVPP <br> Flash $\mathrm{V}_{\mathrm{PP}}$ con | Read-only bit indicates that the $\mathrm{V}_{\mathrm{PP}}$ voltage fell below the valid threshold value during a Flash programming or erase operation. If FCVPP is set to "1" after such an operation has finished, it can mean that the operation was not successful. The $\mathrm{V}_{\text {PP }}$ power supply should be checked and the operation repeated. If FCVPP is set to " 0 ", no critical discontinuity in $V_{\text {Pp }}$ occurred. At reset FCVPP is set to "0". |
| $\begin{aligned} & \hline \text { b2 = FBUSY } \\ & \text { Flash busy bit. } \end{aligned}$ | Read-only bit indicates that a Flash programming or erase operation is in progress. FBUSY is set to "1" by hardware, as soon as the programming or erase command is given. At reset FBUSY is set to " 0 ". Note that this bit position is also occupied by the write-only bit RPROT. |
| b2 = RPROT <br> Protection enable bit. | This bit set at '1', and ed with the OTP protection bit, disables any access to the Flash, by instructions fetched from the external memory space, or from the internal RAM. This write-only bit, is only significant if the general Flash memory protection is enabled. If the protection is enabled, the setting of RPROT determines whether the Flash protection is active (RPROT="1") or inactive (RPROT="0"). RPROT is the only FCR bit which can be modified even in the Flash standard operation mode, but only by an instruction executed from the Flash memory itself. At reset, RPROT is set to "1". Note that this bit position is also occupied by the read-only bit FBUSY. |
| b1 = FEE <br> Flash erase/program selection. | Selects the Flash write operation to be performed: erase (FEE="1") or programming (FEE="0"). Together with bits FWE and FWMSET, bit FEE determined the operation mode of the Flash memory. Note that setting bits FWE and FEE causes the corresponding Flash operation mode to be selected but does not launch the execution of the selected operation. If bit FWE was set to "0", the setting of FEE is insignificant. At reset, FEE is set to "0". |
| b0 = FWE <br> Flash write/read enable. | This bit determines whether FLASH write operations are enabled (FWE=1) or disabled ( $\mathrm{FWE}=0$ ). By definition, a FLASH write operation can be either programming or erasure. Together with bits FEE and FWMSET, bit FWE determines the operation mode of the Flash memory. Note that setting bits FWE and FEE causes the corresponding Flash operation mode to be selected but does not launch the execution of the selected operation. If bit FWE was set to "1", any read access on a Flash memory location means a particular pro-gram-verify or erase-verify read operation. Flash write operations are disabled at reset. |

## V - FLASH MEMORY (continued)

## V.2.1 - Flash memory security

Security and reliability have been enhanced by built-in features: a key code sequence is used to enter the Write/Erase mode preventing false write cycles, a programmable option (set by the programming board) prevents access to the FLASH memory from the internal RAM or from External

Memory. If the security option is set, the FLASH memory can only be accessed from a program within the FLASH memory area.

This protection can only be disabled by instructions executed from the FLASH memory.
Figure 4 : PRESTO F write algorithm


## V - FLASH MEMORY (continued)

Figure 5 : PRESTO F erase algorithm


## VI-EXTERNAL BUS CONTROLLER

All of the external memory accesses are performed by the on-chip External Bus Controller (EBC). It can be programmed either to single chip mode when no external memory is required, or to one of four different external memory access modes:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed
In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read/Write Delay) have been made programmable. This gives the choice of a wide range of external of memories and external peripherals. In addition, different address ranges may be accessed with different bus characteristics. Up to 5 external $\overline{\mathrm{CS}}$ signals ( 4 windows plus default) can be generated in order to save external glue logic. Access to very slow memories is supported via a particular 'Ready' function. A HOLD/HLDA protocol is available for bus arbitration.
For applications which require less than 16M Byte of external memory space, this address space can be restricted to 1M Byte, 256K Byte or to 64 K Byte. In this case Port 4 outputs four, two or no address lines. If an address space of 16M Byte is used, it outputs all 8 address lines.

## VII - CENTRAL PROCESSING UNIT (CPU)

Figure 6 : CPU Block Diagram


The CPU includes a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU). Dedicated SFRs have been added for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Most of the ST10F167's instructions can be executed in one instruction cycle which requires 100 ns at 20 MHz CPU clock. For example, shift and rotate instructions are always processed in one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized for speed: branches in 2 cycles, a 16 X 16 bit multiplication in 5 cycles and a $32-16$ bit division in 10 cycles. The 'Jump Cache' pipeline optimization, reduces the execution time of repeatedly performed jumps in a loop, from 2 cycles to 1 cycle.

The CPU includes an actual register context. This consists of up to 16 Wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 Byte is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

## VIII - INTERRUPT SYSTEM

With an interrupt response time from 250ns to 600 ns (in the case of internal program execution), the ST10F167 reacts quickly to the occurrence of non-deterministic events
The architecture of the ST10F167 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).
In a standard interrupt service, program execution is suspended and a branch to the interrupt vector table is performed. For a PEC service, just one cycle is 'stolen' from the current CPU activity. A PEC service is a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is decremented for each PEC service, except for the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are suited to, for example, the transmission or reception of blocks of data. The ST10F167 has 8 PEC channels,
each of which offers fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield, exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.
Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs, feature programmable edge detection (rising edge, falling edge or both edges).
Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.
Table 5 shows all the available ST10F167 interrupt sources and the corresponding hard-ware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Table 5 : List of interrupt sources

| Source of Interrupt or PEC <br> Service Request | Request <br> Flag | Enable <br> Flag | Interrupt <br> Vector | Vector <br> Location | Trap <br> Number |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CAPCOM Register 0 | CC0IR | CC0IE | CCOINT | $00^{\prime} 0040 \mathrm{~h}$ | 10 h |
| CAPCOM Register 1 | CC1IR | CC1IE | CC1INT | $00^{\prime} 0044 \mathrm{~h}$ | 11 h |
| CAPCOM Register 2 | CC2IR | CC2IE | CC2INT | $00^{\prime} 0048 \mathrm{~h}$ | 12 h |
| CAPCOM Register 3 | CC3IR | CC3IE | CC3INT | $00^{\prime} 004 \mathrm{Ch}$ | 13 h |
| CAPCOM Register 4 | CC4IR | CC4IE | CC4INT | $00^{\prime} 0050 \mathrm{~h}$ | 14 h |
| CAPCOM Register 5 | CC5IR | CC5IE | CC5INT | $00^{\prime} 0054 \mathrm{~h}$ | 15 h |
| CAPCOM Register 6 | CC6IR | CC6IE | CC6INT | $00^{\prime} 0058 \mathrm{~h}$ | 16 h |
| CAPCOM Register 7 | CC7IR | CC7IE | CC7INT | $00^{\prime} 005 \mathrm{Ch}$ | 17 h |
| CAPCOM Register 8 | CC8IR | CC8IE | CC8INT | $000^{\prime} 0060 \mathrm{~h}$ | 18 h |
| CAPCOM Register 9 | CC9IR | CC9IE | CC9INT | $00^{\prime} 0064 \mathrm{~h}$ | 19 h |
| CAPCOM Register 10 | CC10IR | CC10IE | CC10INT | $00^{\prime} 0068 \mathrm{~h}$ | 1 Ah |
| CAPCOM Register 11 | CC11IR | CC11IE | CC11INT | $00^{\prime} 006 \mathrm{Ch}$ | 1 Bh |
| CAPCOM Register 12 | CC12IR | CC12IE | CC12INT | $00^{\prime} 0070 \mathrm{~h}$ | 1 Ch |
| CAPCOM Register 13 | CC13IR | CC13IE | CC13INT | $00^{\prime} 0074 \mathrm{~h}$ | 1 Dh |
| CAPCOM Register 14 | CC14IR | CC14IE | CC14INT | $00^{\prime} 0078 \mathrm{~h}$ | 1 Eh |
| CAPCOM Register 15 | CC15IR | CC15IE | CC15INT | $00^{\prime} 007 \mathrm{Ch}$ | 1 Fh |
| CAPCOM Register 16 | CC16IR | CC16IE | CC16INT | $00^{\prime} 00 \mathrm{COh}$ | 30 h |
| CAPCOM Register 17 | CC17IR | CC17IE | CC17INT | $00^{\prime} 00 \mathrm{C} 4 \mathrm{~h}$ | 31 h |

VIII - INTERRUPT SYSTEM (continued)
Table 5 : List of interrupt sources

| Source of Interrupt or PEC Service Request | Request Flag | Enable Flag | Interrupt Vector | Vector Location | Trap Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CAPCOM Register 18 | CC18IR | CC18IE | CC18INT | 00'00C8h | 32h |
| CAPCOM Register 19 | CC191R | CC19IE | CC19INT | 00'00CCh | 33h |
| CAPCOM Register 20 | CC20IR | CC20IE | CC20INT | 00'00D0h | 34h |
| CAPCOM Register 21 | CC21IR | CC21IE | CC21INT | 00'00D4h | 35h |
| CAPCOM Register 22 | CC22IR | CC22IE | CC22INT | 00'00D8h | 36h |
| CAPCOM Register 23 | CC23IR | CC23IE | CC23INT | 00'00DCh | 37h |
| CAPCOM Register 24 | CC24IR | CC24IE | CC24INT | 00'00E0h | 38h |
| CAPCOM Register 25 | CC25IR | CC25IE | CC25INT | 00'00E4h | 39h |
| CAPCOM Register 26 | CC26IR | CC26IE | CC26INT | 00'00E8h | 3Ah |
| CAPCOM Register 27 | CC27IR | CC27IE | CC27INT | 00'00ECh | 3Bh |
| CAPCOM Register 28 | CC28IR | CC28IE | CC28INT | 00'00E0h | 3Ch |
| CAPCOM Register 29 | CC29IR | CC29IE | CC29INT | 00'0110h | 44h |
| CAPCOM Register 30 | CC30IR | CC30IE | CC30INT | 00'0114h | 45h |
| CAPCOM Register 31 | CC31IR | CC31IE | CC31INT | 00'0118 | 46h |
| CAPCOM Timer 0 | T0IR | TOIE | TOINT | 00'0080h | 20h |
| CAPCOM Timer 1 | T1IR | T1IE | T1INT | 00'0084h | 21h |
| CAPCOM Timer 7 | T7IR | T7IE | T7INT | 00'00F4h | 3Dh |
| CAPCOM Timer 8 | T8IR | T8IE | T8INT | 00'00F8h | 3Eh |
| GPT1 Timer 2 | T2IR | T2IE | T2INT | 00'0088h | 22h |
| GPT1 Timer 3 | T3IR | T3IE | T3INT | 00'008Ch | 23h |
| GPT1 Timer 4 | T4IR | T4IE | T4INT | 00'0090h | 24h |
| GPT2 Timer 5 | T5IR | T5IE | T5INT | 00'0094h | 25h |
| GPT2 Timer 6 | T6IR | T6IE | T6INT | 00'0098h | 26h |
| GPT2 CAPREL Register | CRIR | CRIE | CRINT | 00'009Ch | 27h |
| A/D Conversion Complete | ADCIR | ADCIE | ADCINT | 00'00A0h | 28h |
| A/D Overrun Error | ADEIR | ADEIE | ADEINT | 00'00A4h | 29h |
| ASCO Transmit | SOTIR | SOTIE | SOTINT | 00'00A8h | 2Ah |
| ASC0 Transmit Buffer | SOTBIR | SOTBIE | SOTBINT | 00'011Ch | 47h |
| ASC0 Receive | S0RIR | SORIE | SORINT | 00'00ACh | 2Bh |
| ASC0 Error | SOEIR | SOEIE | SOEINT | 00'00B0h | 2Ch |
| SSC Transmit | SCTIR | SCTIE | SCTINT | 00'00B4h | 2Dh |
| SSC Receive | SCRIR | SCRIE | SCRINT | 00'00B8h | 2Eh |
| SSC Error | SCEIR | SCEIE | SCEINT | 00'00BCh | 2 Fh |
| PWM Channel 0... 3 | PWMIR | PWMIE | PWMINT | 00'00FCh | 3Fh |
| CAN Interface | XPOIR | XPOIE | XPOINT | 00'0100h | 40h |
| X-Peripheral Node | XP1IR | XP1IE | XP1INT | 00'0104h | 41h |
| X-Peripheral Node | XP2IR | XP2IE | XP2INT | 00'0108h | 42h |
| PLL Unlock | XP3IR | XP3IE | XP3INT | 00'010Ch | 43h |

Note Two X-Peripheral nodes can accept interrupt requests from integrated $X$-Bus peripherals. Nodes where no X-Peripherals are connected may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

## VIII - INTERRUPT SYSTEM (continued)

The ST10F167 identifies and to processes exceptions or error conditions that arise during run-time, 'Hardware Traps'. Hardware traps cause an immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location).
The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag regis-
ter (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any current program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts

Table 6 shows all of the possible exceptions or error conditions that can arise during run-time.

Table 6 : Exceptions or error conditions that can arise during run time

\begin{tabular}{|c|c|c|c|c|c|}
\hline Exception Condition \& Trap Flag \& Trap Vector \& Vector Location \& Trap Number \& Trap Priority \\
\hline \begin{tabular}{l}
Reset Functions: \\
Hardware Reset \\
Software Reset Watchdog Timer Overflow \\
Class A Hardware Traps: \\
Non-Maskable Interrupt \\
Stack Overflow \\
Stack Underflow \\
Class B Hardware Traps: \\
Undefined Opcode \\
Protected Instruction Fault Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access \\
Reserved
\end{tabular} \& \begin{tabular}{l}
NMI STKOF STKUF \\
UNDOPC PRTFLT ILLOPA ILLINA ILLBUS
\end{tabular} \& \begin{tabular}{l}
RESET RESET RESET \\
NMITRAP STOTRAP STUTRAP \\
BTRAP BTRAP BTRAP BTRAP BTRAP
\end{tabular} \& \begin{tabular}{l}
00'0000h 00'0000h 00'0000h \\
00'0008h 00'0010h 00'0018h \\
00'0028h 00'0028h 00'0028h 00'0028h 00'0028h \\
[2Ch -3Ch]
\end{tabular} \& 00h
00 h
00 h

02h
04 h
06 h

0Ah
0Ah
0Ah
OAh
OAh

[0Bh - OFh] \& $$
\begin{aligned}
& \text { III } \\
& \text { III } \\
& \text { III } \\
& \text { II } \\
& \text { II } \\
& \text { II }
\end{aligned}
$$ <br>

\hline Software Traps: TRAP Instruction \& \& \& | Any |
| :--- |
| [00'0000h- |
| 00'01FCh] |
| in steps of 4h | \& \[

$$
\begin{gathered}
\text { Any } \\
{[00 \mathrm{~h}-7 \mathrm{Fh}]}
\end{gathered}
$$

\] \& | Current CPU |
| :--- |
| Priority | <br>

\hline
\end{tabular}

## IX - CAPTURE/COMPARE (CAPCOM) UNIT

The CAPCOM units support generation and control of timing sequences on up to 32 channels. It has a maximum resolution of 400 ns at 20 MHz CPU clock. The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.
Four 16-bit timers (T0/T1, T7/T8) with reload registers, provide two independent time bases for the capture/compare register array.
The input clock for the timers is programmable to several pre-scaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.
Both of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function. Each register has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin
(except for CC24...CC27) to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken, based on the selected compare mode (see Table 7).

The input frequencies $f_{T x}$ for $T x$ are determined as a function of the CPU clocks. The formulas are detailed in the user manual. The timer input frequencies, resolution and periods which result from the selected pre-scaler option in TxI when using a 25 MHz CPU clock are listed in the table below. The numbers for the timer periods are based on a reload value of $0000_{\mathrm{H}}$. Note that some numbers may be rounded to 3 significant figures (see Table 8).

Table 7 : Compare modes

| Compare Modes | Function |
| :---: | :--- |
| Mode 0 | Interrupt-only compare mode; several compare interrupts per timer period are possible |
| Mode 1 | Pin toggles on each compare match; several compare events per timer period are possible |
| Mode 2 | Interrupt-only compare mode; only one compare interrupt per timer period is generated |
| Mode 3 | Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer <br> period is generated |
| Double Register <br> Mode | Two registers operate on one pin; pin toggles on each compare match; several compare events <br> per timer period are possible. |

Table 8 : CAPCOM timer input frequencies, resolution and periods

| ${ }^{\mathbf{f}} \mathbf{C} \mathbf{C P U}=\mathbf{2 5 M H z}$ | Timer Input Selection TxI |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0 0}_{\mathbf{B}}$ | $\mathbf{0 0 1}_{\mathbf{B}}$ | $\mathbf{0 1 0}_{\mathbf{B}}$ | $\mathbf{0 1 1}_{\mathbf{B}}$ | $\mathbf{1 0 0}_{\mathbf{B}}$ | $\mathbf{1 0 1}_{\mathbf{B}}$ | $\mathbf{1 1 0}_{\mathbf{B}}$ | $\mathbf{1 1 1}_{\mathbf{B}}$ |  |
| Pre-scaler for ${ }^{f} \mathrm{CPU}$ | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 |  |
| Input Frequency | 2.5 MHz | 1.25 MHz | 625 KHz | 313 KHz | 156 KHz | 78.1 KHz | 39.1 KHz | 19.5 KHz |  |
| Resolution | 400 ns | 800 ns | $1.60 \mu \mathrm{~s}$ | $3.20 \mu \mathrm{~s}$ | $6.40 \mu \mathrm{~s}$ | $12.8 \mu \mathrm{~s}$ | $25.6 \mu \mathrm{~s}$ | $51.2 \mu \mathrm{~s}$ |  |
| Period | 26.2 ms | 52.4 ms | 105 ms | 210 ms | 419 ms | 839 ms | 1.68 s | 3.36 s |  |

## X - GENERAL PURPOSE TIMER (GPT) UNIT

The GPT unit is a flexible multifunctional timer/ counter structure. It may be used for many different time-related tasks such as: event timing and counting, pulse width and duty cycle measurements, pulse generation or pulse multiplication. The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer, in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

## X. 1 - GPT1

Each of the three timers T2, T3, T4 of module GPT1 can be configured individually for one of three basic modes of operation: timer, gated timer, and counter mode. In timer mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler. counter mode allows a timer to be clocked in reference to external events. Pulse width or duty cycle measurement is supported in gated timer mode where the operation of a timer is controlled by the 'gate' level on an external input pin. Each timer has one associated port pin (TxIN) which are the gate or the clock input. Table 9 GPT1 timer input frequencies, resolution and periods lists the timer input frequencies, resolution and periods for each pre-scaler option at 25 MHz CPU clock. This also applies to the Gated Timer Mode of T3 and to the auxiliary timers T2 and T4 in Timer and Gated Timer Mode (see Table 9).
The count direction (up/down) for each timer is programmable by software or may be altered dynamically by an external signal on a port pin (TxEUD) to facilitate, for example, position tracking.
Timer T3 has output toggle latches (TxOTL) which changes state on each timer over-flow/underflow. The state of this latch may be output on port pins (TxOUT) e. g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 are captured into T2 or T4 in response to a signal at their associated input pins (TxIN).
Timer T3 is reloaded with the contents of T2 or T4, triggered, either by an external signal, or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

## X. 2 - GPT2

The GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals.
The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported by the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.
The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

Table 9 : GPT1 timer input frequencies, resolution and periods

| $\mathbf{f} \mathbf{C P U}=\mathbf{2 5 M H z}$ |  | Timer Input Selection T2I / T3I / T4I |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000B | 001B | 010B | 011B | 100B | 101B | 110B | 111B |  |
| Pre scaler | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 |  |
| Input Frequency | 2.5 MHz | 1.25 MHz | 625 KHz | 313 KHz | 156 KHz | 78.1 KHz | 39.1 KHz | 19.5 KHz |  |
| Resolution | 400 ns | 800 ns | $1.60 \mu \mathrm{~s}$ | $3.20 \mu \mathrm{~s}$ | $6.40 \mu \mathrm{~s}$ | $12.8 \mu \mathrm{~s}$ | $25.6 \mu \mathrm{~s}$ | $51.2 \mu \mathrm{~s}$ |  |
| Period | 26.2 ms | 52.4 ms | 105 ms | 210 ms | 419 ms | 839 ms | 1.68 s | 3.36 s |  |

## X - GENERAL PURPOSE TIMER (GPT) UNIT (continued)

Table 10 GPT2 timer input frequencies, resolution and period lists the timer input frequencies, resolution and periods for each pre-scaler option at

25 MHz CPU clock. This also applies to the Gated Timer Mode of T6 and to the auxiliary timer T5 in Timer and Gated Timer Mode.

Table 10: GPT2 timer input frequencies, resolution and period

| $\boldsymbol{f}_{\text {CPU }}=\mathbf{2 5 M H z}$ | Timer Input Selection T5I/ T6I |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0 0}_{\mathbf{B}}$ | $\mathbf{0 0 1}_{\mathbf{B}}$ | $\mathbf{0 1 0}_{\mathbf{B}}$ | $\mathbf{0 1 1} \mathbf{B}$ | $\mathbf{1 0 0}_{\mathbf{B}}$ | $\mathbf{1 0 1}_{\mathbf{B}}$ | $\mathbf{1 1 0}_{\mathbf{B}}$ | $\mathbf{1 1 1}_{\mathbf{B}}$ |  |
| Pre-scaler factor | 4 | 8 | 16 | 32 | 64 | 128 | 256 | 512 |  |
| Input Frequency | 5 MHz | 2.5 MHz | 1.25 MHz | 625 KHz | 313 KHz | 156 KHz | 78.1 KHz | 39.1 KHz |  |
| Resolution | 200 ns | 400 ns | 800 ns | $1.60 \mu \mathrm{~s}$ | $3.20 \mu \mathrm{~s}$ | $6.40 \mu \mathrm{~s}$ | $12.8 \mu \mathrm{~s}$ | $25.6 \mu \mathrm{~s}$ |  |
| Period | 13.11 ms | 26.2 ms | 52.4 ms | 105 ms | 210 ms | 419 ms | 839 ms | 1.68 s |  |

Figure 7 : Block diagram of GPT1


## X - GENERAL PURPOSE TIMER (GPT) UNIT (continued)

Figure 8 : Block diagram of GPT2


## XI - PWM MODULE

The Pulse Width Modulation unit can generate up to four PWM output signals using edge-aligned or centre-aligned PWM. In addition, the PWM module can generate PWM burst signals and single
shot outputs. Table 11 shows the PWM frequencies for different resolutions. The level of the output signals is selectable and the PWM module can generate interrupt requests.

Table 11 : PWM unit frequencies and resolution at 25 MHz CPU clock

| Mode 0 | Resolution | 8-bit | 10-bit | 12-bit | 14-bit | 16-bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU Clock/1 | 50 ns | 78.13 KHz | 19.53 KHz | 4.883 KHz | 1.221 KHz | 0.305 KHz |
| CPU Clock/64 | 3.2 ns | 1.221 KHz | 305.2 Hz | 76.29 Hz | 19.07 Hz | 4.768 Hz |
| Mode 1 | Resolution | 8 -bit | $10-$ bit | $12-$ bit | $14-$ bit | $16-\mathrm{bit}$ |
| CPU Clock/1 | 50 ns | 39.06 KHz | 9.766 KHz | 2.441 KHz | 610.4 Hz | 152.6 Hz |
| CPU Clock/64 | 3.2 ns | 610.4 Hz | 152.6 Hz | 38.15 Hz | 9.537 Hz | 2.38 Hz |

Figure 9 : Block diagram of PWM module


## XII - PARALLEL PORTS

The ST10F167 provides up to 111 I/O lines which are organized into eight input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as input or output via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.
The input threshold of Port 2, Port 3, Port 7 and Port 8 is selectable (TTL-or CMOS-like). The special CMOS-like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.
All port lines have associated programmable alternate input or output functions. PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/ 17...A16 in systems where segmentation is enabled to access more than 64 K Byte of memory.
Port 2, Port 8 and Port 7 are associated with the capture inputs or compare outputs of the CAPCOM units and/or with the outputs of the PWM module. Port 6 provides optional bus arbitration signals ( $\overline{\mathrm{BREQ}}, \mathrm{HLDA}, \overline{H O L D})$ and chip select signals. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal $\overline{B H E}$ and the system clock output (CLKOUT). Port 5 is used for the analog input channels to the A/D converter or timer control signals.
All port lines that are not used for these alternate functions may be used as general purpose I/O lines.

## XIII - A/D CONVERTER

A 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip for analog signal measure-
ment. It uses a successive approximation method. The sample time (for loading the capacitors) and conversion time is programmable and can be modified for the external circuitry.
Overrun error detection/protection is provided through the conversion result register (ADDAT). When the result of a previous conversion has not been read from the result register at the time the next conversion is complete, either an interrupt request is generated, or the next conversion is suspended, until the previous result has been read.
For applications which require less than 16 analog input channels, the remaining channel inputs can be used as digital input port pins.
The A/D converter of the ST10F167 supports four different conversion modes.

- Single Channel conversion mode: The analog level on a specified channel is sampled once and converted to a digital result.
- Single Channel Continuous mode: The analog level on a specified channel is repeatedly sampled and converted without software intervention.
- Auto Scan mode: The analog levels on a prespecified number of channels are sequentially sampled and converted.
- Auto Scan Continuous mode: the number of prespecified channels is repeatedly sampled and converted.
In addition, channel injection mode injects a channel into a running sequence without disturbing the sequence. The peripheral event controller stores the conversion results in memory without entering and exiting interrupt routines for each data transfer.
Table 12 shows the ADC unit conversion clock, sample clock and complete conversion times. After each reset and also during normal operation, the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to the changing operating conditions (e.g. temperature) and compensates for any process variations. These calibration cycles are part of the conversion cycle and do not affect the normal operation of the A/D converter.

Table 12 : ADC sample clock and conversion time

| ADCTC | Conversion clock tcc | ADSTC | Sample clock tsc | Complete conversion |
| :---: | :---: | :---: | :---: | :---: |
| 00 | $0.6 \mu \mathrm{~s}$ | 00 | $0.6 \mu \mathrm{~s}$ | $9.7 \mu \mathrm{~s}$ |
| 01 | Reserved | 01 | Reserved |  |
| 10 | $2.4 \mu \mathrm{~s}$ | 10 | $9.6 \mu \mathrm{~s}$ | $52.9 \mu \mathrm{~s}$ |
| 11 | $1.2 \mu \mathrm{~s}$ | 11 | $9.6 \mu \mathrm{~s}$ | $36.1 \mu \mathrm{~s}$ |

## XIV - SERIAL CHANNELS

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces. An Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC).

## XIV.1-ASCO

ASC0 supports full-duplex asynchronous communication up to 625 KBaud and half-duplex synchronous communication up to 2.5 Mbaud @ 20 MHz system clock.
The SSC allows half duplex synchronous communication up to $5 \mathrm{Mbaud} @ 20 \mathrm{MHz}$ system clock. For asynchronous operation, the Baud rate generator provides a clock with 16 times the rate of the established Baud rate. The table below lists various commonly used baud rates together with the required reload values and the deviation errors compared to the intended baudrate (see Table 14). For synchronous operation, the Baud rate generator provides a clock with 4 times the rate of the established Baud rate.

## XIV. 2 - High speed synchronous serial channel (SSC)

The High-Speed Synchronous Serial Interface SSC provides flexible high-speed serial communication between the ST10F167 and other microcontrollers, microprocessors or external peripherals.
The SSC supports full-duplex and half-duplex synchronous communication; The serial clock signal can be generated by the SSC itself (master mode) or be received from an external master
(slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A 16-bit baud rate generator provides the SSC with a separate serial clock signal.
The serial channel SSC has its own dedicated 16-bit baud rate generator with 16 -bit reload capability, allowing baud rate generation independent from the timers.
SSCBR is the dual-function Baud Rate Generator/ Reload register. Table 13 lists some possible baud rates against the required reload values and the resulting bit times for a 25 MHz CPU clock.
Table 13 : Synchronous baud rate and reload values

| Baud Rate |  | Bit Time | Reload Value |
| :--- | :--- | :--- | :---: |
| Reserved use a reload <br> value $>0$. | --- | $0000_{\mathrm{H}}$ |  |
| 5 | MBaud | 200 ns | $0001_{\mathrm{H}}$ |
| 3.3 | MBaud | 303 ns | $0002_{\mathrm{H}}$ |
| 2.5 | MBaud | 400 ns | $0003_{\mathrm{H}}$ |
| 2 | MBaud | 500 ns | $0004_{\mathrm{H}}$ |
| 1 | MBaud | $1 \mu \mathrm{~s}$ | $0009_{\mathrm{H}}$ |
| 100 | KBaud | $10 \mu \mathrm{~s}$ | $0063_{\mathrm{H}}$ |
| 10 | KBaud | $100 \mu \mathrm{~s}$ | $03 \mathrm{E}_{\mathrm{H}}$ |
| 1 | KBaud | 1 ms | $270 \mathrm{~F}_{\mathrm{H}}$ |
| 152.6 | Baud | 6.6 ms | $\mathrm{FFFF}_{\mathrm{H}}$ |

Table 14 : Commonly used baud rates by reload value and deviation errors

| SOBRS = ' 0 ', $\mathrm{f}_{\mathrm{CPU}}=25 \mathrm{MHz}$ |  |  | SOBRS $=$ ' 1 ', $\mathrm{f}_{\text {CPU }}=25 \mathrm{MHz}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Baud Rate (Baud) | Deviation Error | Reload Value | Baud Rate (Baud) | Deviation Error | Reload Value |
| 625000 | $\pm 0.0 \%$ | $0^{0000}{ }_{H}$ | 416666 | $\pm 0.0 \%$ | $0000_{\mathrm{H}}$ |
| 56000 | +1.5\% / -7.0\% | $000 \mathrm{~A}_{\mathrm{H}} / 000 \mathrm{~B}_{\mathrm{H}}$ | 56000 | +6.3\% / -7.0\% | $0006_{H} / 0007_{\mathrm{H}}$ |
| 38400 | +1.7\% / -4.3\% | $000 \mathrm{~F}_{\mathrm{H}} / 0010_{\mathrm{H}}$ | 38400 | +8.5\% / -1.4\% | $0009_{H} / 000 A_{H}$ |
| 19200 | +1.7\% / -1.4\% | $001 \mathrm{~F}_{\mathrm{H}} / 0020_{\mathrm{H}}$ | 19200 | +3.3\% / -1.4\% | $0014_{\mathrm{H}} / 0015_{\mathrm{H}}$ |
| 9600 | +0.2\% / -1.4\% | $0040_{\mathrm{H}} / 0041_{\mathrm{H}}$ | 9600 | +0.9\% / -1.4\% | $002 \mathrm{~A}_{\mathrm{H}} / 002 \mathrm{~B}_{\mathrm{H}}$ |
| 4800 | +0.2\% / -0.6\% | $0081{ }_{H} / 0082_{H}$ | 4800 | +0.9\% / -0.2\% | $0055_{\mathrm{H}} / 0^{0056}{ }_{\mathrm{H}}$ |
| 2400 | +0.2\% / -0.2\% | $0103_{\mathrm{H}} / 0104_{\mathrm{H}}$ | 2400 | +0.4\% / -0.2\% | $00 \mathrm{AC}_{\mathrm{H}} / 00 \mathrm{AD}_{\mathrm{H}}$ |
| 1200 | +0.2\% / -0.0\% | $0207_{\mathrm{H}} / 0208^{\text {H }}$ | 1200 | +0.1\% / -0.2\% | $015 A_{H} / 015 B_{H}$ |
| 600 | +0.1\% / -0.0\% | $0410_{\mathrm{H}} / 0411^{\text {H }}$ | 600 | +0.1\% / -0.1\% | $02 \mathrm{B5} \mathrm{H} / 02 \mathrm{~B} 6_{\mathrm{H}}$ |
| 76 | +0.4\% / 0.4\% | $1 \mathrm{FFF}_{\mathrm{H}} / 1 \mathrm{FFF}_{\mathrm{H}}$ | 75 | +0.0\% / 0.0\% | $15 \mathrm{~B} 2_{\mathrm{H}} / 15 \mathrm{~B} 3_{\mathrm{H}}$ |
|  |  |  | 50 | +1.7\% / 1.7\% | $1^{1 F^{\prime}}{ }_{H} / 1 \mathrm{FFF}_{\mathrm{H}}$ |
| Note The deviation errors given in the table above are rounded. Using a baudrate crystal will provide correct baudrates without deviation errors. |  |  |  |  |  |

## XV - CAN MODULE

The integrated CAN-Module performs the autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active). The on-chip CAN-Module can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.
The module provides full CAN functionality for up to 15 message objects. Message object 15 may be configured for Basic CAN functionality. Both modes provide separate masks for acceptance filtering allowing a number of identifiers in Full CAN mode to be accepted and also allows to disregarded a number of identifiers in Basic CAN mode to be disregarded. All message objects can be updated independent from the other objects and are equipped for the maximum message length of 8 Byte.
The bit timing is derived from the XCLK and is programmable up to a data rate of 1 MBaud. The CAN-Module uses two pins to interface to a bus transceiver.

## XVI - WATCHDOG TIMER

The Watchdog Timer is a fail-safe mechanism which prevents the microcontroller from malfunctioning for long periods of time.
The Watchdog Timer is always enabled after a reset of the chip and can only be disabled in the
time interval until the EINIT (end of initialization) instruction has been executed. Therefore, the chip start-up procedure is always monitored. The software must be designed to service the watchdog timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the watchdog timer overflows and generates an internal hardware reset. It pulls the RSTOUT pin low in order to allow external hardware components to be reset.
The Watchdog Timer is a 16 -bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the watchdog timer register can be set to a pre-specified reload value (stored in WDTREL. Each time it is serviced by the application software, the high byte of the watchdog timer is reloaded.
Table 15 shows the watchdog timer range for 25 MHz CPU clock. Some numbers are rounded to 3 significant digits.
Table 15 : Watchdog timer range

| Reload value <br> in WDTREL | Prescaler for $\mathrm{f}_{\mathrm{CPU}}$ |  |
| :---: | :---: | :---: |
|  | $\mathbf{2 ( W D T I N ~ = ~ ' 0 ' )}$ | $\mathbf{1 2 8}($ WDTIN = '1') |
| $\mathrm{FF}_{\mathrm{H}}$ | $25.6 \mu \mathrm{~s}$ | 1.64 ms |
| $00_{\mathrm{H}}$ | 6.55 ms | 419 ms |

Note For security, rewrite WDTCON each time before the watchdog timer is serviced.

## XVII - INSTRUCTION SET

The table below lists the instruction set of the ST10F167.
More detailed information such as address modes, instruction operation, parameters for
conditional execution of instructions, opcodes and a detailed description of each instruction can be found in the "ST10 Family Programming Manual".

Table 16 : Instruction set summary

| Mnemonic | Description | Bytes |
| :---: | :---: | :---: |
| ADD(B) | Add word (byte) operands | $2 / 4$ |
| ADDC(B) | Add word (byte) operands with Carry | $2 / 4$ |
| SUB(B) | Subtract word (byte) operands | $2 / 4$ |
| SUBC(B) | Subtract word (byte) operands with Carry | $2 / 4$ |
| MUL(U) | (Un)Signed multiply direct GPR by direct GPR (16-16-bit) | 2 |
| DIV(U) | (Un)Signed divide register MDL by direct GPR (16-/16-bit) | 2 |
| DIVL(U) | (Un)Signed long divide reg. MD by direct GPR (32-/16-bit) | 2 |
| CPL(B) | Complement direct word (byte) GPR | 2 |
| NEG(B) | Negate direct word (byte) GPR | 2 |
| AND(B) | Bitwise AND, (word/byte operands) | $2 / 4$ |
| OR(B) | Bitwise OR, (word/byte operands) | $2 / 4$ |
| XOR(B) | Bitwise XOR, (word/byte operands) | $2 / 4$ |
| BCLR | Clear direct bit | 2 |
| BSET | Set direct bit | 2 |
| BMOV(N) | Move (negated) direct bit to direct bit | 4 |
| BAND, BOR, BXOR | AND/OR/XOR direct bit with direct bit | 4 |
| BCMP | Compare direct bit to direct bit | 4 |
| BFLDH/L | Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data | 4 |
| CMP(B) | Compare word (byte) operands | $2 / 4$ |
| CMPD1/2 | Compare word data to GPR and decrement GPR by $1 / 2$ | $2 / 4$ |
| CMPI1/2 | Compare word data to GPR and increment GPR by $1 / 2$ | $2 / 4$ |
| PRIOR | Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR | 2 |
| SHL / SHR | Shift left/right direct word GPR | 2 |
| ROL / ROR | Rotate left/right direct word GPR | 2 |
| ASHR | Arithmetic (sign bit) shift right direct word GPR | 2 |
| MOV(B) | Move word (byte) data | $2 / 4$ |
| MOVBS | Move byte operand to word operand with sign extension | $2 / 4$ |
| MOVBZ | Move byte operand to word operand. with zero extension | $2 / 4$ |
| JMPA, JMPI, JMPR | Jump absolute/indirect/relative if condition is met | 4 |
| JMPS | Jump absolute to a code segment | 4 |
| J(N)B | Jump relative if direct bit is (not) set | 4 |

## XVII - INSTRUCTION SET (continued)

Table 16 : Instruction set summary

| Mnemonic | Description | Bytes |
| :---: | :---: | :---: |
| JBC | Jump relative and clear bit if direct bit is set | 4 |
| JNBS | Jump relative and set bit if direct bit is not set | 4 |
| CALLA, CALLI, CALLR | Call absolute/indirect/relative subroutine if condition is met | 4 |
| CALLS | Call absolute subroutine in any code segment | 4 |
| PCALL | Push direct word register onto system stack \& call absolute subroutine | 4 |
| TRAP | Call interrupt service routine via immediate trap number | 2 |
| PUSH, POP | Push/pop direct word register onto/from system stack | 2 |
| SCXT | Push direct word register onto system stack and update register with word operand | 4 |
| RET | Return from intra-segment subroutine | 2 |
| RETS | Return from inter-segment subroutine | 2 |
| RETP | Return from intra-segment subroutine and pop direct word register from system stack | 2 |
| RETI | Return from interrupt service subroutine | 2 |
| SRST | Software Reset | 4 |
| IDLE | Enter Idle Mode | 4 |
| PWRDN | Enter Power Down Mode (assumes $\overline{\text { NMII-pin low) }}$ | 4 |
| SRVWDT | Service Watchdog Timer | 4 |
| DISWDT | Disable Watchdog Timer | 4 |
| EINIT | Signify End-of-Initialization on RSTOUT-pin | 4 |
| ATOMIC | Begin ATOMIC sequence | 2 |
| EXTR | Begin EXTended Register sequence | 2 |
| EXTP(R) | Begin EXTended Page (and Register) sequence | $2 / 4$ |
| EXTS(R) | Begin EXTended Segment (and Register) sequence | $2 / 4$ |
| NOP | Null operation | 2 |

## XVIII - BOOTSTRAP LOADER

The built-in bootstrap loader of the ST10F167 provides a mechanism to load the startup program through the serial interface after reset.
The ST10F167 enters BSL mode when pin P0L. 4 is sampled low at the end of a hardware reset. In this case the built-in bootstrap loader is acti-
vated independent of the selected bus mode. The bootstrap loader code is stored in a special Boot-ROM.

No part of the standard mask ROM or Flash memory area is required. The identification byte is returned in $\mathrm{C}_{\mathrm{h}}$.

## XIX - SPECIAL FUNCTION REGISTERS

Table 17 lists all ST10F167 SFRs in alphabetical order.
Bit-addressable SFRs are marked with the letter "b" in column "Name". SFRs within the Extended SFR-Space (ESFRs) are marked with the letter "E" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8 -bit address (without using the Data Page Pointers).

Table 17 : Special function registers listed by name

| Name | Physical Address | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: |
| ADCIC | FF98h | CCh | A/D Converter End of Conversion Interrupt Cont Register | 0000h |
| ADCON | FFA0h | DOh | A/D Converter Control Register | 0000h |
| ADDAT | FEAOh | 50h | A/D Converter Result Register | 0000h |
| ADDAT2 | FOAOh E | 50h | A/D Converter 2 Result Register | 0000h |
| ADDRSEL1 | FE18h | 0Ch | Address Select Register 1 | 0000h |
| ADDRSEL2 | FE1Ah | ODh | Address Select Register 2 | 0000h |
| ADDRSEL3 | FE1Ch | 0Eh | Address Select Register 3 | 0000h |
| ADDRSEL4 | FE1Eh | 0Fh | Address Select Register 4 | 0000h |
| ADEIC | FF9Ah | CDh | A/D Converter Overrun Error Interrupt Control Register | 0000h |
| BUSCON0 | FFOCh | 86h | Bus Configuration Register 0 | 0XX0h |
| BUSCON1 | FF14h | 8Ah | Bus Configuration Register 1 | 0000h |
| BUSCON2 | FF16h | 8Bh | Bus Configuration Register 2 | 0000h |
| BUSCON3 | FF18h | 8Ch | Bus Configuration Register 3 | 0000h |
| BUSCON4 | FF1Ah | 8Dh | Bus Configuration Register 4 | 0000h |
| CAPREL | FE4Ah | 25H | GPT2 Capture/Reload Register | 0000h |
| CC0 | FE80h | 40h | CAPCOM Register 0 | 0000h |
| CCOIC | FF78h | BCh | CAPCOM Register 0 Interrupt Control Register | 0000h |
| CC1 | FE82h | 41h | CAPCOM Register 1 | 0000h |
| CC1IC | FF7Ah | BDh | CAPCOM Register 1 Interrupt Control Register | 0000h |
| CC2 | FE84h | 42h | CAPCOM Register 2 | 0000h |
| CC2IC | FF7Ch | BEh | CAPCOM Register 2 Interrupt Control Register | 0000h |
| CC3 | FE86h | 43h | CAPCOM Register 3 | 0000h |
| CC3IC | FF7Eh | BFh | CAPCOM Register 3 Interrupt Control Register | 0000h |
| CC4 | FE88h | 44h | CAPCOM Register 4 | 0000h |
| CC4IC | FF80h | COh | CAPCOM Register 4 Interrupt Control Register | 0000h |
| CC5 | FE8Ah | 45h | CAPCOM Register 5 | 0000h |
| CC5IC | FF82h | C1h | CAPCOM Register 5 Interrupt Control Register | 0000h |
| CC6 | FE8Ch | 46h | CAPCOM Register 6 | 0000h |
| CC6IC | FF84h | C2h | CAPCOM Register 6 Interrupt Control Register | 0000h |
| CC7 | FE8Eh | 47h | CAPCOM Register 7 | 0000h |
| CC7IC | FF86h | C3h | CAPCOM Register 7 Interrupt Control Register | 0000h |

## XIX - SPECIAL FUNCTION REGISTERS (continued)

Table 17 : Special function registers listed by name (continued)

| Name |  | Physical <br> Address |  | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CC8 |  | FE90h |  | 48h | CAPCOM Register 8 | 0000h |
| CC8IC | b | FF88h |  | C4h | CAPCOM Register 8 Interrupt Control Register | 0000h |
| CC9 |  | FE92h |  | 49h | CAPCOM Register 9 | 0000h |
| CC9IC | b | FF8Ah |  | C5h | CAPCOM Register 9 Interrupt Control Register | 0000h |
| CC10 |  | FE94h |  | 4Ah | CAPCOM Register 10 | 0000h |
| CC10IC | b | FF8Ch |  | C6h | CAPCOM Register 10 Interrupt Control Register | 0000h |
| CC11 |  | FE96h |  | 4Bh | CAPCOM Register 11 | 0000h |
| CC11IC | b | FF8Eh |  | C7h | CAPCOM Register 11 Interrupt Control Register | 0000h |
| CC12 |  | FE98h |  | 4Ch | CAPCOM Register 12 | 0000h |
| CC12IC | b | FF90h |  | C8h | CAPCOM Register 12 Interrupt Control Register | 0000h |
| CC13 |  | FE9Ah |  | 4Dh | CAPCOM Register 13 | 0000h |
| CC13IC | b | FF92h |  | C9h | CAPCOM Register 13 Interrupt Control Register | 0000h |
| CC14 |  | FE9Ch |  | 4Eh | CAPCOM Register 14 | 0000h |
| CC14IC | b | FF94h |  | CAh | CAPCOM Register 14 Interrupt Control Register | 0000h |
| CC15 |  | FE9Eh |  | 4Fh | CAPCOM Register 15 | 0000h |
| CC15IC | b | FF96h |  | CBh | CAPCOM Register 15 Interrupt Control Register | 0000h |
| CC16 |  | FE60h |  | 30h | CAPCOM Register 16 | 0000h |
| CC16IC | b | F160h | E | B0h | CAPCOM Register 16 Interrupt Control Register | 0000h |
| CC17 |  | FE62h |  | 31h | CAPCOM Register 17 | 0000h |
| CC17IC | b | F162h | E | B1h | CAPCOM Register 17 Interrupt Control Register | 0000h |
| CC18 |  | FE64h |  | 32h | CAPCOM Register 18 | 0000h |
| CC18IC | b | F164h | E | B2h | CAPCOM Register 18 Interrupt Control Register | 0000h |
| CC19 |  | FE66h |  | 33h | CAPCOM Register 19 | 0000h |
| CC19IC | b | F166h | E | B3h | CAPCOM Register 19 Interrupt Control Register | 0000h |
| CC20 |  | FE68h |  | 34h | CAPCOM Register 20 | 0000h |
| CC20IC | b | F168h | E | B4h | CAPCOM Register 20 Interrupt Control Register | 0000h |
| CC21 |  | FE6Ah |  | 35h | CAPCOM Register 21 | 0000h |
| CC21IC | b | F16Ah | E | B5h | CAPCOM Register 21 Interrupt Control Register | 0000h |
| CC22 |  | FE6Ch |  | 36h | CAPCOM Register 22 | 0000h |
| CC22IC | b | F16Ch | E | B6h | CAPCOM Register 22 Interrupt Control Register | 0000h |
| CC23 |  | FE6Eh |  | 37h | CAPCOM Register 23 | 0000h |
| CC23IC | b | F16Eh | E | B7h | CAPCOM Register 23 Interrupt Control Register | 0000h |
| CC24 |  | FE70h |  | 38h | CAPCOM Register 24 | 0000h |
| CC24IC | b | F170h | E | B8h | CAPCOM Register 24 Interrupt Control Register | 0000h |
| CC25 |  | FE72h |  | 39h | CAPCOM Register 25 | 0000h |
| CC25IC | b | F172h | E | B9h | CAPCOM Register 25 Interrupt Control Register | 0000h |

## XIX - SPECIAL FUNCTION REGISTERS (continued)

Table 17 : Special function registers listed by name (continued)

| Name |  | Physical <br> Address |  | 8-Bit Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CC26 |  | FE74h |  | 3Ah | CAPCOM Register 26 | 0000h |
| CC26IC | b | F174h | E | BAh | CAPCOM Register 26 Interrupt Control Register | 0000h |
| CC27 |  | FE76h |  | 3Bh | CAPCOM Register 27 | 0000h |
| CC27IC | b | F176h | E | BBh | CAPCOM Register 27 Interrupt Control Register | 0000h |
| CC28 |  | FE78h |  | 3Ch | CAPCOM Register 28 | 0000h |
| CC28IC | b | F178h | E | BCh | CAPCOM Register 28 Interrupt Control Register | 0000h |
| CC29 |  | FE7Ah |  | 3Dh | CAPCOM Register 29 | 0000h |
| CC29IC | b | F184h | E | C2h | CAPCOM Register 29 Interrupt Control Register | 0000h |
| CC30 |  | FE7Ch |  | 3Eh | CAPCOM Register 30 | 0000h |
| CC30IC | b | F18Ch | E | C6h | CAPCOM Register 30 Interrupt Control Register | 0000h |
| CC31 |  | FE7Eh |  | 3Fh | CAPCOM Register 31 | 0000h |
| CC31IC | b | F194h | E | CAh | CAPCOM Register 31 Interrupt Control Register | 0000h |
| CCM0 | b | FF52h |  | A9h | CAPCOM Mode Control Register 0 | 0000h |
| CCM1 | b | FF54h |  | AAh | CAPCOM Mode Control Register 1 | 0000h |
| CCM2 | b | FF56h |  | ABh | CAPCOM Mode Control Register 2 | 0000h |
| CCM3 | b | FF58h |  | ACh | CAPCOM Mode Control Register 3 | 0000h |
| CCM4 | b | FF22h |  | 91h | CAPCOM Mode Control Register 4 | 0000h |
| CCM5 | b | FF24h |  | 92h | CAPCOM Mode Control Register 5 | 0000h |
| CCM6 | b | FF26h |  | 93h | CAPCOM Mode Control Register 6 | 0000h |
| CCM7 | b | FF28h |  | 94h | CAPCOM Mode Control Register 7 | 0000h |
| CP |  | FE10h |  | 08h | CPU Context Pointer Register | FC00h |
| CRIC | b | FF6Ah |  | B5h | GPT2 CAPREL Interrupt Control Register | 0000h |
| CSP |  | FE08h |  | 04h | CPU Code Segment Pointer Register (read only) | 0000h |
| DPOL | b | F100h | E | 80h | POL Direction Control Register | 00h |
| DPOH | b | F102h | E | 81h | POH Direction Control Register | 00h |
| DP1L | b | F104h | E | 82h | P1L Direction Control Register | 00h |
| DP1H | b | F106h | E | 83h | P1H Direction Control Register | 00h |
| DP2 | b | FFC2h |  | E1h | Port 2 Direction Control Register | 0000h |
| DP3 | b | FFC6h |  | E3h | Port 3 Direction Control Register | 0000h |
| DP4 | b | FFCAh |  | E5h | Port 4 Direction Control Register | 00h |
| DP6 | b | FFCEh |  | E7h | Port 6 Direction Control Register | 00h |
| DP7 | b | FFD2h |  | E9h | Port 7 Direction Control Register | 00h |
| DP8 | b | FFD6h |  | EBh | Port 8 Direction Control Register | 00h |
| DPP0 |  | FE00h |  | 00h | CPU Data Page Pointer 0 Register (10 bits) | 0000h |
| DPP1 |  | FE02h |  | 01h | CPU Data Page Pointer 1 Register (10 bits) | 0001h |
| DPP2 |  | FE04h |  | 02h | CPU Data Page Pointer 2 Register (10 bits) | 0002h |

## XIX - SPECIAL FUNCTION REGISTERS (continued)

Table 17 : Special function registers listed by name (continued)

| Name |  | Physical <br> Address |  | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DPP3 |  | FE06h |  | 03h | CPU Data Page Pointer 3 Register (10 bits) | 0003h |
| EXICON | b | F1C0h | E | EOh | External Interrupt Control Register | 0000h |
| MDC | b | FFOEh |  | 87h | CPU Multiply Divide Control Register | 0000h |
| MDH |  | FEOCh |  | 06h | CPU Multiply Divide Register - High Word | 0000h |
| MDL |  | FEOEh |  | 07h | CPU Multiply Divide Register - Low Word | 0000h |
| ODP2 | b | F1C2h | E | E1h | Port 2 Open Drain Control Register | 0000h |
| ODP3 | b | F1C6h | E | E3h | Port 3 Open Drain Control Register | 0000h |
| ODP6 | b | F1CEh | E | E7h | Port 6 Open Drain Control Register | 00h |
| ODP7 | b | F1D2h | E | E9h | Port 7 Open Drain Control Register | 00h |
| ODP8 | b | F1D6h | E | EBh | Port 8 Open Drain Control Register | 00h |
| ONES |  | FF1Eh |  | 8Fh | Constant Value 1's Register (read only) | FFFFh |
| POL | b | FF00h |  | 80h | Port 0 Low Register (Lower half of PORT0) | 00h |
| POH | b | FF02h |  | 81h | Port 0 High Register (Upper half of PORT0) | 00h |
| P1L | b | FF04h |  | 82h | Port 1 Low Register (Lower half of PORT1) | 00h |
| P1H | b | FF06h |  | 83h | Port 1 High Register (Upper half of PORT1) | 00h |
| P2 | b | FFC0h |  | E0h | Port 2 Register | 0000h |
| P3 | b | FFC4h |  | E2h | Port 3 Register | 0000h |
| P4 | b | FFC8h |  | E4h | Port 4 Register (8 bits) | 00h |
| P5 | b | FFA2h |  | D1h | Port 5 Register (read only) | XXXXh |
| P6 | b | FFCCh |  | E6h | Port 6 Register (8 bits) | 00h |
| P7 | b | FFDOh |  | E8h | Port 7 Register (8 bits) | 00h |
| P8 | b | FFD4h |  | EAh | Port 8 Register (8 bits) | 00h |
| PECC0 |  | FEC0h |  | 60h | PEC Channel 0 Control Register | 0000h |
| PECC1 |  | FEC2h |  | 61h | PEC Channel 1 Control Register | 0000h |
| PECC2 |  | FEC4h |  | 62h | PEC Channel 2 Control Register | 0000h |
| PECC3 |  | FEC6h |  | 63h | PEC Channel 3 Control Register | 0000h |
| PECC4 |  | FEC8h |  | 64h | PEC Channel 4 Control Register | 0000h |
| PECC5 |  | FECAh |  | 65h | PEC Channel 5 Control Register | 0000h |
| PECC6 |  | FECCh |  | 66h | PEC Channel 6 Control Register | 0000h |
| PECC7 |  | FECEh |  | 67h | PEC Channel 7 Control Register | 0000h |
| PICON |  | F1C4h | E | E2h | Port Input Threshold Control Register | 0000h |
| PP0 |  | F038h | E | 1Ch | PWM Module Period Register 0 | 0000h |
| PP1 |  | F03Ah | E | 1Dh | PWM Module Period Register 1 | 0000h |
| PP2 |  | F03Ch | E | 1Eh | PWM Module Period Register 2 | 0000h |
| PP3 |  | F03Eh | E | 1Fh | PWM Module Period Register 3 | 0000h |
| PSW | b | FF10h |  | 88h | CPU Program Status Word | 0000h |

## XIX - SPECIAL FUNCTION REGISTERS (continued)

Table 17 : Special function registers listed by name (continued)

| Name | Physical Address | 8-Bit Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: |
| PT0 | F030h E | 18h | PWM Module Up/Down Counter 0 | 0000h |
| PT1 | F032h E | 19h | PWM Module Up/Down Counter 1 | 0000h |
| PT2 | F034h E | 1Ah | PWM Module Up/Down Counter 2 | 0000h |
| PT3 | F036h E | 1 Bh | PWM Module Up/Down Counter 3 | 0000h |
| PW0 | FE30h | 18h | PWM Module Pulse Width Register 0 | 0000h |
| PW1 | FE32h | 19h | PWM Module Pulse Width Register 1 | 0000h |
| PW2 | FE34h | 1Ah | PWM Module Pulse Width Register 2 | 0000h |
| PW3 | FE36h | 1Bh | PWM Module Pulse Width Register 3 | 0000h |
| PWMCONO b | FF30h | 98h | PWM Module Control Register 0 | 0000h |
| PWMCON1 b | FF32h | 99h | PWM Module Control Register 1 | 0000h |
| PWMIC b | F17Eh E | BFh | PWM Module Interrupt Control Register | 0000h |
| RPOH b | F108h E | 84h | System Startup Configuration Register (Read only) | XXh |
| SOBG | FEB4h | 5Ah | Serial Channel 0 Baud Rate Generator Reload Register | 0000h |
| SOCON b | FFB0h | D8h | Serial Channel 0 Control Register | 0000h |
| SOEIC b | FF70h | B8h | Serial Channel 0 Error Interrupt Control Register | 0000h |
| SORBUF | FEB2h | 59h | Serial Channel 0 Receive Buffer Register (read only) | XXh |
| SORIC b | FF6Eh | B7h | Serial Channel 0 Receive Interrupt Control Register | 0000h |
| SOTBIC b | F19Ch E | CEh | Serial Channel 0 Transmit Buffer Interrupt Control Register | 0000h |
| SOTBUF | FEBOh | 58h | Serial Channel 0 Transmit Buffer Register (write only) | 00h |
| SOTIC b | FF6Ch | B6h | Serial Channel 0 Transmit Interrupt Control Register | 0000h |
| SP | FE12h | 09h | CPU System Stack Pointer Register | FC00h |
| SSCBR | F0B4h E | 5Ah | SSC Baudrate Register | 0000h |
| SSCCON b | FFB2h | D9h | SSC Control Register | 0000h |
| SSCEIC b | FF76h | BBh | SSC Error Interrupt Control Register | 0000h |
| SSCRB | F0B2h E | 59h | SSC Receive Buffer (read only) | XXXXh |
| SSCRIC b | FF74h | BAh | SSC Receive Interrupt Control Register | 0000h |
| SSCTB | FOBOh E | 58h | SSC Transmit Buffer (write only) | 0000h |
| SSCTIC b | FF72h | B9h | SSC Transmit Interrupt Control Register | 0000h |
| STKOV | FE14h | 0Ah | CPU Stack Overflow Pointer Register | FA00h |
| STKUN | FE16h | 0Bh | CPU Stack Underflow Pointer Register | FC00h |
| SYSCON b | FF12h | 89h | CPU System Configuration Register | $0 \times x 0 h^{1}$ |
| T0 | FE50h | 28h | CAPCOM Timer 0 Register | 0000h |
| T01CON b | FF50h | A8h | CAPCOM Timer 0 and Timer 1 Control Register | 0000h |
| TOIC b | FF9Ch | CEh | CAPCOM Timer 0 Interrupt Control Register | 0000h |
| TOREL | FE54h | 2Ah | CAPCOM Timer 0 Reload Register | 0000h |
| T1 | FE52h | 29h | CAPCOM Timer 1 Register | 0000h |

35/61

## XIX - SPECIAL FUNCTION REGISTERS (continued)

Table 17 : Special function registers listed by name (continued)

| Name |  | Physical Address | 8-Bit Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T1IC | b | FF9Eh | CFh | CAPCOM Timer 1 Interrupt Control Register | 0000h |
| T1REL |  | FE56h | 2Bh | CAPCOM Timer 1 Reload Register | 0000h |
| T2 |  | FE40h | 20h | GPT1 Timer 2 Register | 0000h |
| T2CON | b | FF40h | A0h | GPT1 Timer 2 Control Register | 0000h |
| T2IC | b | FF60h | B0h | GPT1 Timer 2 Interrupt Control Register | 0000h |
| T3 |  | FE42h | 21h | GPT1 Timer 3 Register | 0000h |
| T3CON | b | FF42h | A1h | GPT1 Timer 3 Control Register | 0000h |
| T3IC | b | FF62h | B1h | GPT1 Timer 3 Interrupt Control Register | 0000h |
| T4 |  | FE44h | 22h | GPT1 Timer 4 Register | 0000h |
| T4CON | b | FF44h | A2h | GPT1 Timer 4 Control Register | 0000h |
| T4IC | b | FF64h | B2h | GPT1 Timer 4 Interrupt Control Register | 0000h |
| T5 |  | FE46h | 23h | GPT2 Timer 5 Register | 0000h |
| T5CON | b | FF46h | A3h | GPT2 Timer 5 Control Register | 0000h |
| T5IC | b | FF66h | B3h | GPT2 Timer 5 Interrupt Control Register | 0000h |
| T6 |  | FE48h | 24h | GPT2 Timer 6 Register | 0000h |
| T6CON | b | FF48h | A4h | GPT2 Timer 6 Control Register | 0000h |
| T6IC | b | FF68h | B4h | GPT2 Timer 6 Interrupt Control Register | 0000h |
| T7 |  | F050h E | 28h | CAPCOM Timer 7 Register | 0000h |
| T78CON | b | FF20h | 90h | CAPCOM Timer 7 and 8 Control Register | 0000h |
| T7IC | b | F17Ah E | BEh | CAPCOM Timer 7 Interrupt Control Register | 0000h |
| T7REL |  | F054h E | 2Ah | CAPCOM Timer 7 Reload Register | 0000h |
| T8 |  | F052h E | 29h | CAPCOM Timer 8 Register | 0000h |
| T8IC | b | F17Ch E | BFh | CAPCOM Timer 8 Interrupt Control Register | 0000h |
| T8REL |  | F056h E | 2Bh | CAPCOM Timer 8 Reload Register | 0000h |
| TFR | b | FFACh | D6h | Trap Flag Register | 0000h |
| WDT |  | FEAEh | 57h | Watchdog Timer Register (read only) | 0000h |
| WDTCON |  | FFAEh | D7h | Watchdog Timer Control Register | $000 \mathrm{Xh}^{2}$ |
| XPOIC | b | F186h E | C3h | CAN Module Interrupt Control Register | 0000h |
| XP1IC | b | F18Eh E | C7h | X-Peripheral 1 Interrupt Control Register | 0000h |
| XP2IC | b | F196h E | CBh | X-Peripheral 2 Interrupt Control Register | 0000h |
| XP3IC | b | F19Eh E | CFh | PLL Interrupt Control Register | 0000h |
| ZEROS | b | FF1Ch | 8Eh | Constant Value 0's Register (read only) | 0000h |

Notes 1. The system configuration is selected during reset.
2. Bit WDTR indicates a watchdog timer triggered reset.
3. The Interrupt Control Registers XPnIC, control interrupt requests from integrated X-Bus peripherals. Nodes, where no $X$-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

## XX - ELECTRICAL CHARACTERISTICS

## XX. 1 - Absolute maximum ratings

- Ambient temperature under bias (TA): ST10F167-40 to $+85^{\circ} \mathrm{C}$.
- Storage temperature (TST) : -65 to $+150^{\circ} \mathrm{C}$.
- Voltage on $\mathrm{V}_{\mathrm{DD}}$ pins with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right):-0.5$ to +6.5 V .
- Voltage on any pin with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ : -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$.
- Input current on any pin during overload condition : -10 to +10 mA .
- Absolute sum of all input currents during overload condition : $100 \mathrm{~mA} \mid$.
- Power dissipation : 1.5 W.

Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not
guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{I N}>V_{D D}$ or $V_{I N}<V_{S S}$ ) the voltage on pins with respect to ground ( $V_{S S}$ ) must not exceed the values defined by the Absolute Maximum Ratings.

## XX. 2 - Parameter interpretation

The parameters listed in the Electrical Characteristics tables represent the characteristics of the ST10F167 and its demands on the system.
Where the ST10F167 logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the "Symbol" column.
Where the external system must provide signals with their respective timing characteristics to the ST10F167, the symbol "SR" for System Requirement is included in the "Symbol" column.

## XX. 3 - DC Characteristics

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{f}_{\mathrm{CPU}}=20 \mathrm{MHz}$, Reset active, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
Table 18 : DC characteristics

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input low voltage (TTL) | $\mathrm{V}_{\text {IL }} \quad$ SR | -0.5 | $\begin{gathered} 0.2 \mathrm{~V}_{\mathrm{DD}} \\ -0.1 \end{gathered}$ | V | - |
| Input low voltage (Special Threshold) | $\mathrm{V}_{\text {ILS }}$ SR | -0.5 | 2.0 | V | - |
| Input high voltage, all except $\overline{\text { RSTIN }}$ and XTAL1 (TTL) | $\mathrm{V}_{\mathrm{IH}} \quad \mathrm{SR}$ | $\begin{gathered} \hline 0.2 \mathrm{~V}_{\mathrm{DD}} \\ +0.9 \end{gathered}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input high voltage $\overline{\text { RSTIN }}$ | $\mathrm{V}_{\mathrm{H} 1} \mathrm{SR}$ | $0.6 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input high voltage XTAL1 | $\mathrm{V}_{\mathrm{IH} 2}$ SR | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input high voltage (Special Threshold) | $\mathrm{V}_{\mathrm{IHS}}$ SR | $\begin{gathered} \hline 0.8 \mathrm{~V}_{\mathrm{DD}} \\ -0.2 \end{gathered}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input Hysteresis (Special Threshold) | HYS | 400 | - | mV | - |
| Output low voltage <br> (PORTO, PORT1, Port 4, ALE, $\overline{R D}, \overline{W R}$, <br> BHE, CLKOUT, RSTOUT) | V OL CC | - | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.4 \mathrm{~mA}$ |
| Output low voltage (all other outputs) | $\mathrm{V}_{\text {OL1 }} \mathrm{CC}$ | - | 0.45 | V | $\mathrm{I}_{\mathrm{OL} 1}=1.6 \mathrm{~mA}$ |
| Output high voltage (PORT0, PORT1, Port 4, ALE, $\overline{R D}, \overline{W R}$, BHE, CLKOUT, RSTOUT) | $\mathrm{V}_{\mathrm{OH}} \mathrm{CC}$ | $\begin{gathered} 0.9 \mathrm{~V}_{\mathrm{DD}} \\ 2.4 \end{gathered}$ | - | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-500 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-2.4 \mathrm{~mA} \end{aligned}$ |
| Output high voltage ${ }^{1}$ (all other outputs) | $\mathrm{V}_{\mathrm{OH} 1} \mathrm{CC}$ | $\begin{gathered} 0.9 \mathrm{~V}_{\mathrm{DD}} \\ 2.4 \end{gathered}$ | - | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \end{aligned}$ |
| Input leakage current (Port 5) | $\mathrm{I}_{\mathrm{OZ1}} \mathrm{CC}$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current (all other) | $\mathrm{I}_{\text {Oz2 }}$ CC | - | $\pm 1$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |

## XX - ELECTRICAL CHARACTERISTICS (continued)

Table 18 : DC characteristics (continued)

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Overload current | Iov SR | - | $\pm 5$ | mA | 58 |
| $\overline{\text { RSTIN }}$ pullup resistor | $\mathrm{R}_{\text {RST }} \mathrm{CC}$ | 50 | 250 | k $\Omega$ | - |
| Read/Write inactive current ${ }^{4}$ | $\mathrm{I}_{\text {RWH }}{ }^{2}$ | - | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| Read/Write active current ${ }^{4}$ | $\mathrm{I}_{\text {RWL }}{ }^{3}$ | -500 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OLmax }}$ |
| ALE inactive current ${ }^{4}$ | $\mathrm{I}_{\text {ALEL }}{ }^{2}$ | - | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OLmax }}$ |
| ALE active current ${ }^{4}$ | $\mathrm{I}_{\text {ALEH }}{ }^{3}$ | 500 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| Port 6 inactive current ${ }^{4}$ | $\mathrm{IP6H}^{2}$ | - | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| Port 6 active current ${ }^{4}$ | $\mathrm{I}_{\text {P6L }}{ }^{3}$ | -500 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OLI } \text { max }}$ |
| PORT0 configuration current ${ }^{4}$ | $\mathrm{I}_{\mathrm{POH}}{ }^{2}$ | - | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHmin }}$ |
|  | $\mathrm{I}_{\text {POL }}{ }^{3}$ | -100 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILmax }}$ |
| XTAL1 input current | $\begin{array}{\|l\|} \hline \mathrm{I}_{\mathrm{IL}} \\ \mathrm{CC} \\ \hline \end{array}$ | - | $\pm 20$ | $\mu \mathrm{A}$ | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |
| Pin capacitance ${ }^{5}$ (digital inputs/outputs) | $\mathrm{CIO}_{10} \mathrm{CC}$ | - | 10 | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| Power supply current | ${ }^{\text {I CC }}$ | - | $\begin{gathered} 120+ \\ 5^{*} \mathrm{f}_{\mathrm{CPU}} \end{gathered}$ | mA | $\begin{gathered} \overline{\mathrm{RSTIN}}=\mathrm{V}_{\mathrm{IL}} \\ \mathrm{f}_{\mathrm{CPU} \text { in }[\mathrm{MHz}]}{ }^{6} \end{gathered}$ |
| Idle mode supply current | ${ }^{\text {I D }}$ | - | $\begin{gathered} 40+ \\ 2^{*} \mathrm{f}_{\mathrm{CPU}} \end{gathered}$ | mA | $\begin{gathered} \overline{\mathrm{RSTIN}}=\mathrm{V}_{\mathrm{HH1}} \\ \mathrm{f}_{\mathrm{CPU}} \text { in }[\mathrm{MHz}]^{6} \end{gathered}$ |
| Power-down mode supply current | IPD | - | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}^{7}$ |
| $\mathrm{V}_{\text {PP }}$ Read Current | IPPR | - | 200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{PP}}<\mathrm{V}_{\mathrm{DD}}$ |
| V ${ }_{\text {PP }}$ Write Current | IPPW | - | 50 | mA | at 20 MHz 32 -Bit programming $V_{P P}=12 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{PP}}$ during Write/Read | $\mathrm{V}_{\mathrm{PP}}$ | 11.4 | 12.6 | V |  |

Notes 1. This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
2. The maximum current may be drawn while the respective signal line remains inactive.
3. The minimum current must be drawn in order to drive the respective signal line active.
4. This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected if they are used for $\overline{C S}$ output and the open drain function is not enabled.
5. Not $100 \%$ tested, guaranteed by design characterization.
6. The supply current is a function of the operating frequency. This dependency is illustrated in the figure below.

These parameters are tested at $V_{D D \max }$ and 20 MHz CPU clock with all outputs disconnected and all inputs at $V_{I L}$ or $V_{I H}$.
7. This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at $V_{D D}-0.1 \mathrm{~V}$
to $V_{D D}, V_{R E F}=0 V$, all outputs (including pins configured as outputs) disconnected.
8. Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. $V_{O V}>V_{D D^{+}} 0.5 \mathrm{~V}$ or $V_{O V}<V_{S S^{-}} 0.5 \mathrm{~V}$ ). The absolute sum of input overload currents on all port pins may not exceed 50 mA .
9. Power Down Current is to be defined.

## XX - ELECTRICAL CHARACTERISTICS (continued)

Figure 10 : Supply/idle current as a function of operating frequency


## XX. 4 - A/D Converter Characteristics

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$4.0 \mathrm{~V} \leq \mathrm{V}_{\text {AREF }} \leq \mathrm{V}_{\mathrm{DD}}+0.1 \mathrm{~V}, \mathrm{~V}_{\text {SS }}-0.1 \mathrm{~V} \leq \mathrm{V}_{\text {AGND }} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V}$
Table 19: A/D converter characteristics

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Analog input voltage range | $\mathrm{V}_{\text {AIN }} \mathrm{SR}$ | $V_{\text {AGND }}$ | $\mathrm{V}_{\text {AREF }}$ | V | 1 |
| Sample time | $\mathrm{t}_{\mathrm{s}} \mathrm{CC}$ | - | $2 \mathrm{t}_{\mathrm{sc}}$ |  | 24 |
| Conversion time | $\mathrm{t}_{\mathrm{C}} \quad \mathrm{CC}$ | - | $14 \mathrm{t}_{\mathrm{CC}}+\mathrm{t}_{\mathrm{S}}+4 \mathrm{TCL}$ |  | 34 |
| Total unadjusted error | TUE CC | - | $\pm 3$ | LSB | 5 |
| Internal resistance of reference voltage source | $\mathrm{R}_{\text {AREF }} S R$ | - | $\mathrm{t}_{\mathrm{CC}} / 165-0.25$ | k $\Omega$ | $\mathrm{t}_{\mathrm{CC}}$ in [ns] ${ }^{67}$ |
| Internal resistance of analog source | $\mathrm{R}_{\text {ASRC }} \mathrm{SR}$ | - | $\mathrm{t}_{\mathrm{s}} / 330-0.25$ | k $\Omega$ | $\mathrm{t}_{\mathrm{S}}$ in [ns] ${ }^{27}$ |
| ADC input capacitance | $\mathrm{C}_{\text {AIN }} \mathrm{CC}$ | - | 33 | pF | 7 |

Notes 1. $V_{\text {AIN }}$ may exceed $V_{\text {AGND }}$ or $V_{\text {AREF }}$ up to the absolute maximum ratings. However, the conversion result in these cases will be $X 000_{H}$ or $X^{3} \mathrm{FF}_{\mathrm{H}}$, respectively.
2. During the sample time the input capacitance $C_{l}$ can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{S}$. After the end of the sample time $t_{S}$, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock $t_{S C}$ depend on programming and can be taken from the table above.
3. This parameter includes the sample time $t_{S}$, the time for determining the digital result and the time to load the result register with the conversion result. Values for the conversion clock $t_{C C}$ depend on programming and can be taken from the table above.

## XX - ELECTRICAL CHARACTERISTICS (continued)

4. This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.
5. TUE is tested at $V_{\mathrm{AREF}}=5.0 \mathrm{~V}, V_{\mathrm{AGND}}=0 \mathrm{~V}, V_{\mathrm{DD}}=4.9 \mathrm{~V}$. It is guaranteed by design characterization for all other voltages within the defined voltage range.
The specified TUE is guaranteed only if an overload condition (see IOV specification) occurs on maximum 2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA . During the reset calibration sequence the maximum TUE may be $\pm 4 L S B$.
6. During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within $t_{C C}$. The maximum internal resistance results from the programmed conversion timing.
7. Not $100 \%$ tested, guaranteed by design characterization.

Sample time and conversion time of the ST10F167's ADC are programmable. The table below shows the timing calculations.
Table 20 : ADC timing calculations

| ADCON. 15\|14 (ADCTC) | Conversion Clock $\mathrm{t}_{\mathrm{CC}}$ | ADCON. 13\|12 (ADSTC) | Sample Clock $\mathrm{t}_{\mathrm{SC}}$ |
| :---: | :--- | :---: | :---: |
| 00 | $\mathrm{TCL}^{*} 24$ | 00 | $\mathrm{t}_{\mathrm{CC}}$ |
| 01 | Reserved, do not use | 01 | $\mathrm{t}_{\mathrm{CC}}{ }^{*} 2$ |
| 10 | $\mathrm{TCL}^{*} 96$ | 10 | $\mathrm{t}_{\mathrm{CC}} * 4$ |
| 11 | $\mathrm{TCL}^{*} 48$ | 11 | $\mathrm{t}_{\mathrm{CC}} * 8$ |

## XX. 5 - AC Characteristics

## XX.5.1 - Test waveforms

Figure 11 : Input output waveforms


AC inputs during testing are driven at 2.4 V for a logic ' 1 ' and 0.4 V for a logic ' 0 '.
Timing measurements are made at VIH min for a logic ' 1 ' and VIL max for a logic ' 0 '.
Figure 12 : Float waveforms


For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, butbegins to floatwhen a 100 mV change fromthe loaded $\mathrm{V}_{\text {OH }} / \mathrm{V}_{\text {OL }}$ leveloccurs ( $\mathrm{I}_{\mathrm{OH}} / \mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}$ ).

## XX - ELECTRICAL CHARACTERISTICS (continued)

## XX.5.2 - Definition of internal timing

The internal operation of the ST10F167 is controlled by the internal CPU clock $\mathrm{f}_{\text {CPU }}$. Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.
The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see Table 23).
The CPU clock signal can be generated via different mechanisms.
The duration of TCL and its variation (and also the derived external timing) depends on the mechanism used to generate $\mathrm{f}_{\mathrm{CP}}$. This influence must be taken into consideration when calculating the timings for the ST10F167 (see Figure 13).

## XX.5.3 - Direct Drive

When pin P 0.15 (POH.7) is low ('0') during reset the on-chip phase locked loop is disabled and the CPU clock is directly driven from the oscillator with the input clock signal.
The frequency of $\mathrm{f}_{\mathrm{CPU}}$ directly follows the frequency of $f_{\text {XTAL }}$ so the high and low time of $f_{\text {CPU }}$ (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock $f_{\text {XTAL }}$.
The timings listed below that refer to TCL therefore must be calculated using the minimum TCL that is possible under the respective circumstances.
This minimum value can be calculated via the following formula:

$$
\begin{aligned}
\mathrm{TCL}_{\min } & =1 / f_{\mathrm{XTAL}} * \mathrm{DC}_{\min } \\
\mathrm{DC} & =\text { duty cycle }
\end{aligned}
$$

For two consecutive TCL the deviation caused by the duty cycle of $\mathrm{f}_{\mathrm{XTAL}}$ is compensated so the duration of 2 TCL is always $1 / \mathrm{fx}_{\mathrm{XAL}}$. The minimum value $T C L_{\text {min }}$ therefore has to be used only once for timings that require an odd number of TCL $(1,3, \ldots)$. Timings that require an even number of TCLs $(2,4, \ldots)$ may use the formula: $2 T C L=1 / \mathrm{f}_{\text {TALL }}$.
The address float timings in Multiplexed bus mode ( $t_{11}$ and $t_{45}$ ) use the maximum duration of TCL $\left(\mathrm{TCL}_{\text {max }}=1 / \mathrm{f}_{\text {XTAL }}{ }^{*} \mathrm{DC}_{\text {max }}\right.$ ) instead of $\mathrm{TCL}_{\text {min }}$.

## XX.5.4 - Phase locked loop

When pin P 0.15 (POH.7) is high (' 1 ') during reset the on-chip phase locked loop is enabled and provides the CPU clock. The PLL multiplies the input frequency by 4 (i.e. $f_{\text {CPU }}=f_{\text {XTAL }}$ * 4). With every fourth transition of $f_{\text {XTAL }}$ the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.
Due to this adaptation to the input clock the frequency of $\mathrm{f}_{\mathrm{CPU}}$ is constantly adjusted so it is locked to $\mathrm{fxtal}_{\text {. }}$ The slight variation causes a jitter of $\mathrm{f}_{\mathrm{CPU}}$ which also effects the duration of individual TCLs.
The timings listed in the AC Characteristics that refer to TCL therefore must be calculated using the minimum TCL that is possible under the respective circumstances..

Figure 13 : Generation Mechanisms for the CPU clock
Phase Locked Loop Operation


Direct Clock Drive


## XX - ELECTRICAL CHARACTERISTICS (continued)

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so that it remains locked to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and figure below).

For a period of $\boldsymbol{N}$ * TCL the minimum value is computed using the corresponding deviation $\mathrm{D}_{\boldsymbol{N}}$ :

$$
\begin{aligned}
\mathrm{TCL}_{\min } & =\mathrm{TCL}_{\text {NOM }}{ }^{*}\left(1-\left|\mathrm{D}_{\mathrm{N}}\right| / 100\right) \\
\mathrm{D}_{\mathrm{N}} & = \pm(4-\mathrm{N} / 15)[\%]
\end{aligned}
$$

where $\mathrm{N}=$ number of consecutive TCLs and $1 \leq N \leq 40$. So for a period of 3 TCLs (i.e. $N=3$ ):

$$
\begin{aligned}
\mathrm{D}_{3} & =4-3 / 15 \\
& =3.8 \% \\
\mathrm{TCL}_{\min } & =\mathrm{TCL}_{\mathrm{NOM}} \times(1-3.8 / 100) \\
& =\mathrm{TCL}_{\mathrm{NOM}} \times 0.962 \\
& \left(24.1 \mathrm{nsec} @ \mathrm{f}_{\mathrm{CPU}}=20 \mathrm{MHz}\right)
\end{aligned}
$$

This is especially important for bus cycles using waitstates and for the operation of timers, serial interfaces, etc.
For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.
Figure 14 : Approximated maximum PLL jitter


## XX.5.5 - External clock drive XTAL1

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
Table 21 : External clock drive XTAL1

| Parameter | Symbol |  | Direct Drive 1:1 |  | PLL 1:4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Oscillator period | tosc |  | $50^{1}$ | 1000 | 200 | 333 | ns |
| High time |  | SR | 25 | - | 6 | - | ns |
| Low time |  | SR | 25 | - | 6 | - | ns |
| Rise time |  | SR | - | 10 | - | 10 | ns |
| Fall time |  | SR | - | 10 | - | 10 | ns |

Note 1. Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.

## XX - ELECTRICAL CHARACTERISTICS (continued)

Figure 15 : External clock drive XTAL1


## XX.5.6 - Memory cycle variables

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes how these variables are to be computed.
Table 22 : Memory cycle variables

| Description | Symbol | Values |
| :--- | :---: | :--- |
| ALE Extension | $\mathrm{t}_{\mathrm{A}}$ | TCL $^{*}<$ ALECTL> |
| Memory Cycle Time Waitstates | $\mathrm{t}_{\mathrm{C}}$ | 2 TCL $^{*}(15-<\mathrm{MCTC}>)$ |
| Memory Tristate Time | $\mathrm{t}_{\mathrm{F}}$ | 2 TCL $^{*}(1-<\mathrm{MTTC}>)$ |

## XX.5.7-Multiplexed Bus

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$\mathrm{C}_{\mathrm{L}}$ (for PORTO, PORT1, Port 4, ALE, $\left.\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{CLKOUT}\right)=100 \mathrm{pF}$,
$\mathrm{C}_{\mathrm{L}}$ (for Port 6, $\overline{\mathrm{CS}}$ ) $=100 \mathrm{pF}$
ALE cycle time $=6 \mathrm{TCL}+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}+\mathrm{t}_{\mathrm{F}}$ ( 150 ns at $20-\mathrm{MHz}$ CPU clock without waitstates)
Table 23 : Multiplexed bus characteristics

| Parameter | Symbol | $\begin{gathered} \text { Max. CPU } \\ \text { Clock }=20 \mathrm{MHz} \end{gathered}$ |  | Variable CPU Clock <br> $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ALE high time | $t_{5} \mathrm{CC}$ | $15+t_{\text {A }}$ | - | TCL - $10+\mathrm{t}_{\text {A }}$ | - | ns |
| Address setup to ALE | $\mathrm{t}_{6} \mathrm{CC}$ | $0+t_{\text {A }}$ | - | TCL - $25+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| Address hold after ALE | $\mathrm{t}_{7} \mathrm{CC}$ | $15+t_{A}$ | - | TCL - $10+\mathrm{t}_{\text {A }}$ | - | ns |
| ALE falling edge to $\overline{R D}, \overline{W R}$ (with RW-delay) | $\mathrm{t}_{8} \mathrm{CC}$ | $15+t_{A}$ | - | TCL - $10+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE falling edge to $\overline{R D}, \overline{W R}$ (no RW-delay) | t9 CC | $-10+t_{\text {A }}$ | - | $-10+t_{\text {A }}$ | - | ns |
| Address float after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (with RW-delay) | $t_{10} C$ C | - | 5 | - | 5 | ns |
| Address float after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (no RW-delay) | $t_{11} C C$ | - | 30 | - | TCL + 5 | ns |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ low time (with RW-delay) | $t_{12} \mathrm{CC}$ | $25+t_{c}$ | - | $2 \mathrm{TCL}-25+\mathrm{t}_{\mathrm{c}}$ | - | ns |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ low time (no RW-delay) | $\mathrm{t}_{13} \mathrm{CC}$ | $65+\mathrm{t}_{\mathrm{C}}$ | - | $3 T C L-10+t_{c}$ | - | ns |
| $\overline{\mathrm{RD}}$ to valid data in (with RW-delay) | $\mathrm{t}_{14} \quad \mathrm{SR}$ | - | $5+\mathrm{t}_{\mathrm{C}}$ | - | $2 \mathrm{CCL}-45+\mathrm{t}_{\mathrm{c}}$ | ns |

ST10F167

XX - ELECTRICAL CHARACTERISTICS (continued)
Table 23 : Multiplexed bus characteristics (continued)

| Parameter | Symbol |  | $\begin{gathered} \text { Max. CPU } \\ \text { Clock }=20 \mathrm{MHz} \end{gathered}$ |  | Variable CPU Clock <br> $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\overline{\mathrm{RD}}$ to valid data in (no RW-delay) | $\mathrm{t}_{15}$ | SR | - | $55+t_{c}$ | - | $3 T C L-20+t_{c}$ | ns |
| ALE low to valid data in | $\mathrm{t}_{16}$ | SR | - | $40+t_{A}+t_{c}$ | - | $\begin{gathered} 3 T C L-35 \\ +t_{A}+t_{C} \end{gathered}$ | ns |
| Address to valid data in | $\mathrm{t}_{17}$ | SR | - | $60+2 t_{A}+t_{C}$ | - | $\begin{aligned} & 4 \mathrm{TCL}-40 \\ & +2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}} \end{aligned}$ | ns |
| Data hold after $\overline{\mathrm{RD}}$ rising edge | $\mathrm{t}_{18}$ | SR | 0 | - | 0 | - | ns |
| Data float after $\overline{\mathrm{RD}}$ | $\mathrm{t}_{19}$ | SR | - | $35+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | ns |
| Data valid to $\overline{\mathrm{WR}}$ | $\mathrm{t}_{22}$ | SR | $15+\mathrm{t}_{\mathrm{C}}$ | - | $2 \mathrm{TCL}-35+\mathrm{t}_{\mathrm{c}}$ | - | ns |
| Data hold after $\overline{\mathrm{WR}}$ | $\mathrm{t}_{23}$ | CC | $35+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE rising edge after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $\mathrm{t}_{25}$ | CC | $35+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| Address hold after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $\mathrm{t}_{27}$ | CC | $35+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE falling edge to $\overline{\mathrm{CS}}$ | $\mathrm{t}_{38}$ | CC | $-5-t_{\text {A }}$ | $10-t_{A}$ | $-5-t_{\text {A }}$ | $10-t_{A}$ | ns |
| $\overline{\mathrm{CS}}$ low to Valid Data In | $\mathrm{t}_{39}$ | SR | - | $45+\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}}$ | - | $\begin{aligned} & 3 \text { 3TCL }-30 \\ & +\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}} \end{aligned}$ | ns |
| $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $\mathrm{t}_{40}$ | CC | $60+\mathrm{t}_{\mathrm{F}}$ | - | $3 T C L-15+t_{\text {F }}$ | - | ns |
| ALE fall. edge to $\overline{R d C S}, \overline{W r C S}$ (with RW delay) | $\mathrm{t}_{42}$ | CC | $20+\mathrm{t}_{\mathrm{A}}$ | - | TCL $-5+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE fall. edge to $\overline{\text { RdCS, }} \overline{\text { WrCS }}$ (no RW delay) | $\mathrm{t}_{4}$ | CC | $-5+t_{A}$ | - | $-5+t_{A}$ | - | ns |
| Address float after $\overline{\mathrm{RdCS}}, \overline{\mathrm{WrCS}}$ (with RW delay) | $\mathrm{t}_{44}$ | CC | - | 0 | - | 0 | ns |
| Address float after $\overline{\mathrm{RdCS}}, \overline{\mathrm{WrCS}}$ (no RW delay) | $\mathrm{t}_{45}$ | CC | - | 25 | - | TCL | ns |
| $\overline{\text { RdCS }}$ to Valid Data In (with RW delay) | $\mathrm{t}_{46}$ | SR | - | $15+t_{c}$ | - | $\begin{gathered} 2 \mathrm{eCL}-35 \\ +\mathrm{t}_{\mathrm{C}} \end{gathered}$ | ns |
| $\overline{\mathrm{RdCS}}$ to Valid Data In (no RW delay) | $\mathrm{t}_{47}$ | SR | - | $50+t_{c}$ | - | $\begin{gathered} 3 \text { TCL }-25 \\ +\mathrm{t}_{\mathrm{c}} \end{gathered}$ | ns |
| $\overline{\mathrm{RdCS}}, \overline{\mathrm{WrCS}}$ Low Time (with RW delay) | $\mathrm{t}_{48}$ | CC | $40+t_{C}$ | - | $2 \mathrm{TCL}-10+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| RdCS, WrCS Low Time (no RW delay) | $\mathrm{t}_{49}$ | CC | $65+t_{c}$ | - | $3 T C L-10+t_{c}$ | - | ns |
| Data valid to $\overline{\mathrm{WrCS}}$ | $\mathrm{t}_{50}$ | CC | $35+t_{c}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| Data hold after $\overline{\text { RdCS }}$ | $\mathrm{t}_{51}$ | SR | 0 | - | 0 | - | ns |
| Data float after $\overline{\text { RdCS }}$ | $\mathrm{t}_{52}$ | SR | - | $30+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-20+\mathrm{t}_{\mathrm{F}}$ | ns |
| Address hold after RdCS, WrCS |  | CC | $30+t_{\text {F }}$ | - | $2 \mathrm{TCL}-20+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| Data hold after $\overline{\text { WrCS }}$ |  | CC | $30+t_{F}$ | - | $2 \mathrm{TCL}-20+\mathrm{t}_{\mathrm{F}}$ | - | ns |

## XX - ELECTRICAL CHARACTERISTICS (continued)

Figure 16 : External memory cycle: multiplexed bus, with read/write delay, normal ALE


XX - ELECTRICAL CHARACTERISTICS (continued)
Figure 17 : External memory cycle: multiplexed bus, with read/write delay, extended ALE


XX - ELECTRICAL CHARACTERISTICS (continued)
Figure 18 : External memory cycle: multiplexed bus, no read/write delay, normal ALE


XX - ELECTRICAL CHARACTERISTICS (continued)
Figure 19 : External memory cycle: multiplexed bus, no read/write delay, extended ALE


## XX - ELECTRICAL CHARACTERISTICS (continued)

## XX.5.8 - Demultiplexed Bus

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85{ }^{\circ} \mathrm{C}$
$\mathrm{C}_{\mathrm{L}}$ (for PORT0, PORT1, Port 4, ALE, $\left.\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{CLKOUT}\right)=100 \mathrm{pF}$,
$\mathrm{C}_{\mathrm{L}}$ (for Port 6, $\overline{\mathrm{CS}}$ ) $=100 \mathrm{pF}$
ALE cycle time $=4 \mathrm{TCL}+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}+\mathrm{t}_{\mathrm{F}}$ ( 100 ns at $20-\mathrm{MHz}$ CPU clock without waitstates)
Table 24 : Demultiplexed bus characteristics

| Parameter | Symbol | $\begin{aligned} & \text { Max. CPU } \\ & \text { Clock }=20 \mathrm{MHz} \end{aligned}$ |  | Variable CPU Clock <br> $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ALE high time | $\mathrm{t}_{5} \mathrm{CC}$ | $15+t_{\text {A }}$ | - | TCL - $10+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| Address setup to ALE | $\mathrm{t}_{6} \mathrm{CC}$ | $0+t_{\text {A }}$ | - | TCL - $25+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE falling edge to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (with RW-delay) | $\mathrm{t}_{8} \mathrm{CC}$ | $15+\mathrm{t}_{\mathrm{A}}$ | - | TCL - $10+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE falling edge to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (no RW-delay) | t9 CC | $-10+t_{\text {A }}$ | - | $-10+t_{\text {A }}$ | - | ns |
| $\overline{\mathrm{RD}}$, $\overline{\mathrm{WR}}$ low time (with RW-delay) | $\mathrm{t}_{12} \mathrm{CC}$ | $25+t_{c}$ | - | $2 \mathrm{TCL}-25+\mathrm{t}_{\mathrm{c}}$ | - | ns |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ low time (no RW-delay) | $\mathrm{t}_{13} \mathrm{CC}$ | $65+\mathrm{t}_{\mathrm{c}}$ | - | 3 TCL - $10+\mathrm{t}_{\mathrm{c}}$ | - | ns |
| $\overline{\mathrm{RD}}$ to valid data in (with RW-delay) | $t_{14} \quad S R$ | - | $5+\mathrm{t}_{\mathrm{c}}$ | - | $2 T C L-45+t_{C}$ | ns |
| $\overline{\mathrm{RD}}$ to valid data in (no RW-delay) | $\mathrm{t}_{15} \quad \mathrm{SR}$ | - | $55+\mathrm{t}_{\mathrm{c}}$ | - | $3 T C L-20+t_{C}$ | ns |
| ALE low to valid data in | $\mathrm{t}_{16} \quad \mathrm{SR}$ | - | $40+t_{A}+t_{C}$ | - | $\begin{gathered} 3 T C L-35 \\ +t_{A}+t_{C} \end{gathered}$ | ns |
| Address to valid data in | $\mathrm{t}_{17} \quad \mathrm{SR}$ | - | $60+2 t_{\text {A }}+\mathrm{t}_{\mathrm{C}}$ | - | $\begin{aligned} & 4 \mathrm{TCL}-40 \\ & +2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}} \end{aligned}$ | ns |
| Data hold after $\overline{\mathrm{RD}}$ rising edge | $\mathrm{t}_{18} \quad \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Data float after $\overline{\mathrm{RD}}$ rising edge (with RW-delay) | $\mathrm{t}_{20} \quad \mathrm{SR}$ | - | $35+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{CCL}-15+\mathrm{t}_{\mathrm{F}}$ | ns |
| Data float after $\overline{\mathrm{RD}}$ rising edge (no RW-delay) | $\mathrm{t}_{21} \quad \mathrm{SR}$ | - | $15+\mathrm{t}_{\mathrm{F}}$ | - | TCL - $10+\mathrm{t}_{\mathrm{F}}$ | ns |
| Data valid to $\overline{\mathrm{WR}}$ | $\mathrm{t}_{22} \quad \mathrm{CC}$ | $15+t_{c}$ | - | $2 \mathrm{TCL}-35+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| Data hold after $\overline{\mathrm{WR}}$ | $\mathrm{t}_{24} \mathrm{CC}$ | $15+t_{F}$ | - | TCL - $10+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE rising edge after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $\mathrm{t}_{26} \mathrm{CC}$ | $-10+t_{F}$ | - | $-10+t_{F}$ | - | ns |
| Address hold after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $\mathrm{t}_{28} \mathrm{CC}$ | $-2.5+\mathrm{t}_{\mathrm{F}}$ | - | $-2.5+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE falling edge to $\overline{C S}$ | $\mathrm{t}_{38} \mathrm{CC}$ | $-5-t_{A}$ | $10-t_{\text {A }}$ | $-5-t_{A}$ | $10-t_{\text {A }}$ | ns |
| $\overline{\mathrm{CS}}$ low to Valid Data In | $\mathrm{t}_{39} \quad \mathrm{SR}$ | - | $45+t_{c}+2 t_{A}$ | - | $\begin{aligned} & 3 \text { 3TCL }-30 \\ & +\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}} \end{aligned}$ | ns |
| $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{RD}}$, $\overline{\mathrm{WR}}$ | $\mathrm{t}_{41} \mathrm{CC}$ | $10+t_{F}$ | - | TCL - $15+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE falling edge to $\overline{\mathrm{RdCS}}, \overline{\mathrm{WrCS}}$ (with RW-delay) | $\mathrm{t}_{42} \mathrm{CC}$ | $20+t_{\text {A }}$ | - | TCL - $5+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE falling edge to $\overline{\mathrm{RdCS}}, \overline{\mathrm{WrCS}}$ (no RW-delay) | $\mathrm{t}_{43} \mathrm{CC}$ | $-5+t_{\text {A }}$ | - | $-5+t_{\text {A }}$ | - | ns |

## XX - ELECTRICAL CHARACTERISTICS (continued)

Table 24 : Demultiplexed bus characteristics (continued)

| Parameter | Symbol | $\begin{gathered} \text { Max. CPU } \\ \text { Clock }=20 \mathrm{MHz} \end{gathered}$ |  | Variable CPU Clock <br> $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\overline{\mathrm{RdCS}}$ to Valid Data In (with RW-delay) | $\mathrm{t}_{46} \quad \mathrm{SR}$ | - | $15+\mathrm{t}_{\mathrm{c}}$ | - | 2 TCL - $35+\mathrm{t}_{\mathrm{c}}$ | ns |
| $\overline{\mathrm{RdCS}}$ to Valid Data In (no RW-delay) | $\mathrm{t}_{47} \quad \mathrm{SR}$ | - | $50+\mathrm{t}_{\mathrm{c}}$ | - | 3 TCL - $25+\mathrm{t}_{\mathrm{c}}$ | ns |
| $\overline{\text { RdCS }}, \overline{W r C S}$ Low Time (with RW-delay) | $\mathrm{t}_{48} \mathrm{CC}$ | $40+t_{c}$ | - | $2 \mathrm{TCL}-10+\mathrm{t}_{\mathrm{c}}$ | - | ns |
| $\overline{\text { RdCS }}, \overline{\text { WrCS }}$ Low Time (no RW-delay) | $\mathrm{t}_{49} \mathrm{CC}$ | $65+\mathrm{t}_{\mathrm{c}}$ | - | 3 TCL - $10+\mathrm{tc}_{\mathrm{c}}$ | - | ns |
| Data valid to $\overline{\text { WrCS }}$ | $\mathrm{t}_{50} \mathrm{CC}$ | $35+t_{c}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{c}}$ | - | ns |
| Data hold after $\overline{\text { RdCS }}$ | $\mathrm{t}_{51} \quad \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Data float after $\overline{\text { ddCS }}$ (with RW-delay) | $\mathrm{t}_{53} \mathrm{SR}$ | - | $30+\mathrm{t}_{\mathrm{F}}$ | - | 2TCL - $20+\mathrm{t}_{\mathrm{F}}$ | ns |
| Data float after $\overline{\text { RdCS }}$ (no RW-delay) | $\mathrm{t}_{68} \quad \mathrm{SR}$ | - | $5+\mathrm{t}_{\mathrm{F}}$ | - | TCL - $20+\mathrm{t}_{\mathrm{F}}$ | ns |
| Address hold after $\overline{\mathrm{RdCS}}, \overline{\mathrm{WrCS}}$ | $\mathrm{t}_{55} \mathrm{CC}$ | $-10+t_{F}$ | - | $-10+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| Data hold after $\overline{\mathrm{WrCS}}$ | $\mathrm{t}_{57} \mathrm{CC}$ | $10+t_{F}$ | - | TCL - $15+\mathrm{t}_{\mathrm{F}}$ | - | ns |

## XX - ELECTRICAL CHARACTERISTICS (continued)

Figure 20 : External memory cycle: demultiplexed bus, with read/write delay, normal ALE


## XX - ELECTRICAL CHARACTERISTICS (continued)

Figure 21 : External memory cycle: demultiplexed bus, with read/write delay, extended ALE


XX - ELECTRICAL CHARACTERISTICS (continued)
Figure 22 : External memory cycle: demultiplexed bus, no read/write delay, normal ALE


XX - ELECTRICAL CHARACTERISTICS (continued)
Figure 23 : External memory cycle: demultiplexed bus, no read/write delay, extended ALE


## XX - ELECTRICAL CHARACTERISTICS (continued)

## XX.5.9 - CLKOUT and READY

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$\mathrm{C}_{\mathrm{L}}$ (for PORTO, PORT1, Port 4, ALE, RD, $\left.\overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{CLKOUT}\right)=100 \mathrm{pF}$,
$C_{L}$ (for Port 6, $\overline{\mathrm{CS}}$ ) $=100 \mathrm{pF}$
Table 25 : CLKOUT and READY

| Parameter | Symbol | $\begin{gathered} \text { Max. CPU } \\ \text { Clock }=20 \mathrm{MHz} \end{gathered}$ |  | Variable CPU Clock $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| CLKOUT cycle time | $\mathrm{t}_{29} \mathrm{CC}$ | 50 | 50 | 2TCL | 2TCL | ns |
| CLKOUT high time | $\mathrm{t}_{30} \mathrm{CC}$ | 20 | - | TCL-5 | - | ns |
| CLKOUT low time | $\mathrm{t}_{31} \mathrm{CC}$ | 15 | - | TCL - 10 | - | ns |
| CLKOUT rise time | $\mathrm{t}_{32} \mathrm{CC}$ | - | 5 | - | 5 | ns |
| CLKOUT fall time | $\mathrm{t}_{33} \mathrm{CC}$ | - | 10 | - | 10 | ns |
| CLKOUT rising edge to ALE falling edge | $\mathrm{t}_{34} \mathrm{CC}$ | $-5+t_{A}$ | $10+t_{\text {A }}$ | $-5+t_{\text {A }}$ | $10+t_{\text {A }}$ | ns |
| Synchronous READY setup time to CLKOUT | $\mathrm{t}_{35} \quad \mathrm{SR}$ | 30 | - | 30 | - | ns |
| Synchronous READY hold time after CLKOUT | $\mathrm{t}_{36} \quad \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Asynchronous READY low time | $\mathrm{t}_{37} \quad$ SR | 65 | - | $2 \mathrm{TCL}+15$ | - | ns |
| Asynchronous $\overline{\text { READY }}$ setup time ${ }^{1}$ | $\mathrm{t}_{58}$ SR | 15 | - | 15 | - | ns |
| Asynchronous $\overline{\text { READY }}$ hold time ${ }^{1}$ | $\mathrm{t}_{59} \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Async. $\overline{\text { READY }}$ hold time after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ high (Demultiplexed Bus) ${ }^{2}$ | $\mathrm{t}_{60}$ SR | 0 | $\begin{gathered} 0+\mathrm{t}_{\mathrm{c}} \\ +2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{F}} \\ 2 \end{gathered}$ | 0 | $\begin{gathered} \text { TCL }-25 \\ +\mathrm{t}_{\mathrm{c}}+2 \mathrm{t}_{\mathrm{A}} \\ +\mathrm{t}_{\mathrm{F}}{ }^{2} \end{gathered}$ | ns |

Notes 1. These timings are given for test purposes only, in order to assure recognition at a specific clock edge.
2. Demultiplexed bus is the worst case. For multiplexed bus $2 T C L$ are to be added to the maximum values. This adds even more time for deactivating READY.
The $2 t_{A}$ and $2 t_{C}$ refer to the next bus cycle, $t_{F}$ refers to the current bus cycle.

## XX - ELECTRICAL CHARACTERISTICS (continued)

Figure 24 : CLKOUT and $\overline{\text { READY }}$


Notes 1. Cycle as programmed, including MCTC waitstates (Example shows O MCTC WS).
2. The leading edge of the respective command depends on RW-delay.
3. $\overline{R E A D Y}$ sampled HIGH at this sampling point generates a READY controlled waitstate, $\overline{R E A D Y}$ sampled LOW at this sampling point terminates the currently running bus cycle.
4. $\overline{R E A D Y}$ may be deactivated in response to the trailing (rising) edge of the corresponding command $\overline{R D}$ or $\overline{W R})$.
5. If the Asynchronous $\overline{R E A D Y}$ signal does not fulfil the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfil $t_{37}$ in order to be safely synchronized. This is guaranteed if $\overline{R E A D Y}$ is removed in response to the command (see Note ${ }^{4}$ ).
6. Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here. For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.
7. The next external bus cycle may start here.

## XX - ELECTRICAL CHARACTERISTICS (continued)

## XX.5.10 - External Bus Arbitration

$\mathrm{VDD}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85{ }^{\circ} \mathrm{C}$
$\mathrm{C}_{\mathrm{L}}$ (for PORTO, PORT1, Port 4, ALE, $\left.\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{CLKOUT}\right)=100 \mathrm{pF}$,
$\mathrm{C}_{\mathrm{L}}$ (for Port $6, \overline{\mathrm{CS}}$ ) $=100 \mathrm{pF}$.
Table 26 : External bus arbitration

| Parameter | Symbol | $\begin{gathered} \text { Max. CPU } \\ \text { Clock }=20 \mathrm{MHz} \end{gathered}$ |  | Variable CPU Clock $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\overline{\text { HOLD }}$ input setup time to CLKOUT | $\mathrm{t}_{61} \mathrm{SR}$ | 35 | - | 35 | - | ns |
| CLKOUT to MLDA high or BREQ low delay | $\mathrm{t}_{62} \mathrm{CC}$ | - | 20 | - | 20 | ns |
| CLKOUT to $\overline{\text { HLDA }}$ low or $\overline{\mathrm{BREQ}}$ high delay | $\mathrm{t}_{63} \mathrm{CC}$ | - | 20 | - | 20 | ns |
| $\overline{\mathrm{CSx}}$ release | $\mathrm{t}_{64} \mathrm{CC}$ | - | 20 | - | 20 | ns |
| $\overline{\mathrm{CSx}}$ drive | $\mathrm{t}_{65} \mathrm{CC}$ | -5 | 25 | -5 | 25 | ns |
| Other signals release | $\mathrm{t}_{66} \mathrm{CC}$ | - | 20 | - | 20 | ns |
| Other signals drive | $\mathrm{t}_{67} \mathrm{CC}$ | -5 | 25 | -5 | 25 | ns |

Figure 25 : External bus arbitration, releasing the bus


Notes 1. The ST10F167 will complete the currently running bus cycle before granting bus access.
2. This is the first possibility for $\overline{B R E Q}$ to become active.
3. The $\overline{C S}$ outputs will be resistive high (pullup) after $t_{64}$.

XX - ELECTRICAL CHARACTERISTICS (continued)
Figure 26 : External bus arbitration (regaining the bus)


Notes 1. This is the last opportunity for $\overline{B R E Q}$ to trigger the indicated regain-sequence.
Even if $\overline{B R E Q}$ is activated earlier, the regain-sequence is initiated by $\overline{H O L D}$ going high.
Please note that HOLD may also be deactivated without the ST10F167 requesting the bus.
2. The next ST10F167 driven bus cycle may start here.

## XXI - PACKAGE MECHANICAL DATA

Figure 27 : Package Outline PQFP144 ( $28 \times 28$ mm)


Note Package dimensions are in mm . The dimensions quoted in inches are rounded.

## ST10F167

## XXII - ORDERING INFORMATION

| Salestype | Temperature range | Package |
| :---: | :---: | :---: |
| ST10F167-Q6 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | PQFP144 $(28 \times 28)$ |

## XXIII - REVISION HISTORY

This is revision 3 of this document. The differences between rev 3 and rev 2 are as follows:

- Update of the ST logo and company name.
- Re-formatting of the micron symbol for correct transfer onto web.
- Preliminary Data becomes Data Sheet.

The differences between rev 2 and rev 1 are as follows:

| "GPT1 timer input frequencies, resolution and periods" on page 28 | Table added |
| :--- | :--- |
| "GPT2 timer input frequencies, resolution and period" on page 29 | Table added |
| "PWM unit frequencies and resolution at 20MHz CPU clock" on page 31 | Table added |
| "Synchronous baud rate and reload values" on page 35 | Table added |
| "Watchdog timer range" on page 36 | Table added |
| "Bootstrap Loader" on page 38 | Text changed |
| Page format of the datasheet cover changed |  |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

## The ST logo is a registered trademark of STMicroelectronics <br> © 1999 STMicroelectronics - All Rights Reserved <br> STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com

