

WEIGHT ASSOCIATIVE RULE PROCESSOR

ADVANCED DATA

- High Speed Rules Processing
- Antecedent Membership Functions with any Shape
- Up to 256 Rules (4 Antecedents, 1 Consequent)
- Up to 16 Input Configurable Variables
- Up to 16 Membership Functions for an Input Variable
- Up to 16 Output Variables
- Up to 128 Membership Functions for all Consequents
- MAX-DOT Inference Method
- Defuzzification on chip
- Software Tools and Emulators Availability
- 100-pin CPGA100 Ceramic Package
- 84-lead Plastic Leaded Chip Carrier package





Figure 1. Logic Diagram



GENERAL DESCRIPTION

W.A.R.P. is a VLSI Fuzzy Logic controller whose architecture arises from the need of realizing an integrated structure with high inferencing performances and flexibility. To get those results a modular architecture based on a set of parallel memory blocks has been implemented.

In order to obtain high performances W.A.R.P. uses different data representations during the various phases of the computational cycle, so that it is always operating on the optimal data representation. A vectorial characterization has been adopted for the Antecedent Membership Functions. W.A.R.P. exploits a SGS-THOMSON patented strategy to store the Antecedent Membership

Table 1. W.A.R.P. Configuration Settings

| | |
|-------------------------|--------------------------------------------------------|
| Number of Inputs | Configurable [1..8] |
| Standard Rule Format | 4 Antecedents, 1 Consequent [or subsets] |
| Rules Number | Max 256 Rules in the 4 Antecedent, 1 Consequent format |
| Antecedent's MFs Number | Configurable [up to 16 for an input variable] |
| Consequent's MFs Number | Max 256 for all outputs variables |
| Input Data Resolution | 8 bit |
| Output Data Resolution | 8 bit |

Figure 2. CPGA100 Pin Configuration




Table 2. Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
|------------------|-------------------------------|------------------------------|------|
| V _{DD} | Supply Voltage | -0.5 to 7 | V |
| V _I | Input Voltage | -0.5 to V _{DD} +0.5 | V |
| V _O | Output Voltage | -0.5 to V _{DD} +0.5 | V |
| I _{OL} | Output Sink Peak Current | +24 | mA |
| I _{OH} | Output Source Peak Current | -12 | mA |
| T _{OPT} | Operating Temperature | 0 to +70 | °C |
| T _{STG} | Storage Temperature (Ceramic) | -65 to +150 | °C |
| | Storage Temperature (Plastic) | -45 to +125 | °C |

Notes: Stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

Figure 3. PLCC84 Pin Configuration




Table 3. Recommended Operation Conditions (Ta=0 to +70 °C unless otherwise specified)

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------|-------------------------|------|-----|------|------|
| V _{DD} | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| V _{IL} | Input Voltage | | | 0.8 | V |
| V _{IH} | Input Voltage | 2 | | | V |
| V _{OL} | Output Voltage | | | 0.5 | V |
| V _{OH} | Output Voltage | 2.4 | | | V |
| FCLK | Clock Frequency | | | 40 | MHz |
| CL | Output Load Capacitance | 10 | | 85 | pF |

Table 4. Pin Description

| Name | Pins Type | Function |
|-----------------|-----------|----------------------------------------------------|
| V _{DD} | - | Power Supply |
| V _{SS} | - | Ground |
| A0-A9 | I/O | Memory Address Bus |
| I0-I7 | I | Data Input Bus |
| PRST | I | Preset |
| FIN | I | First Input Signal |
| OFL | I | Off-Line/On-Line Switch |
| CHM | I | Charge Mode Switch |
| TE | I | Testing (it must be connected to V _{SS}) |
| MTE | I | Testing (it must be connected to V _{SS}) |
| MCLK | I | Clock (up to 40 MHz) |
| EPA0-EPA2* | O | EPROM Address Bus |
| O0-O9 | O | Defuzzified Output |
| OCNT0-OCNT3 | O | Output Counter |
| STB | O | Strobe (Output Ready Signal) |
| EP | O | End Process |
| NP | O | New Process |
| OTST | O | Testing (it must be connected to V _{SS}) |
| OMTS | O | Testing (it must be connected to V _{SS}) |
| SYNC | O | External Synchronization |

* Pins not used in W.A.R.P. 1.0

Functions in dedicated memories in order to reduce the computational time. Therefore a great amount of W.A.R.P. processing is based on a look-up table approach rather than on on-line calculation.

Those Membership Functions (MFs), each one portrayed by a configurable resolution of 2^6 or 2^7 elements, are stored in four internal RAMs (1Kbyte each). The consequent MFs, due to the different modelling, are loaded in a single RAM by storing for each MF its area and its barycentre. This is due to the adoption of the Center of Gravity defuzzification method.

The downloading phase allows the setting of the device, in terms of I/O number, universes of discourse and MF shapes. During this phase W.A.R.P. prepares its internal memories for the on-line elaboration phase and loads the microcode in its program memory. This microcode, which drives the on-line phase, is generated by the Compiler (see W.A.R.P.-SDT User Manual) according to the adopted configuration. The possible configurations are shown in table 1.

During the on-line phase (up to 40MHz working frequency), W.A.R.P. processes the input data and produces its outputs according to the configuration loaded in the downloading phase.

W.A.R.P. is conceived to work together with tradi-

tional microcontrollers which shall perform normal control tasks while W.A.R.P. will be independently responsible for all the fuzzy related computing.


W.A.R.P. is manufactured using the high performance, reliable HCMOS4T (0.7 μ m) SGS-THOMSON Microelectronics process.

PIN DESCRIPTION

V_{DD}, V_{SS}: Power is supplied to W.A.R.P. using these pins. V_{DD} is the power connection and V_{SS} is the ground connection; multi-connections are necessary.

A0-A9: When the CHM pin is **low** they accept as input the addresses for the internal memory bus. In the off-line mode they are used to address W.A.R.P. memories where the microprogram and data of antecedent and consequent membership functions must be loaded.

Each A0-A9 word is composed by assembling the data contained in the memory support related to .cs and .add files (see W.A.R.P.-SDT User Manual). In particular, couples of data respectively coming from .cs and .add files are joined to form a single A0-A9 word in the following way:



This resulting word allows to identify the appropriate memory [cs2-cs0] and its respective address [add6-add0] where the relative I0-I7 are to be stored.

When the CHM pin is **high**, during the off-line phase, W.A.R.P. generates the addresses for its internal memories and send those addresses to the single external memory support where data (.dat file) are located. These addresses, which are sent by means of the EPA0-EPA2 and A0-A9 (EPA0 MSB, A9 LSB) output pins, allow to identify the data (on the EPROM) that have been loaded in W.A.R.P. internal memories.

In on-line mode A0-A9 are not used.

I0-I7: During the off-line phase these 8 data input pins accept the microcode configuration and data to be written into the internal memories. The antecedent memory word size is 64 bits, so it is necessary to give each word 8 bits at a time. In the same way are written the words of consequent memory and of program memory.

In on-line mode this bus carries the input variables to W.A.R.P.. Input values have a resolution of 6 or 7 bits in accordance with the configuration setting.

PRST: This is the restart pin of W.A.R.P.. It is possible to restart the work during the computation (on-line phase) or before the writing of internal memories (off-line phase). In both cases it must be put **low** at least for a clock period.

FIN: During the on-line phase it will start the runtime acquisition cycle. This pin is activated by providing a positive pulse for a time no lower than an entire clock period. When all expected inputs have been processed, a new FIN pulse must be sent to activate a new process.

OFL: When this pin is **high**, the chip is enabled to load data in the internal RAMs (off-line phase). It must be **low** when the fuzzy controller is waiting for input values and during the processing phase (on-line phase).

CHM: This pin, which is used only during the off-line phase, determines the charge mode. CHM is not present in W.A.R.P. 1.0 release.

When CHM is **low** the addresses of the internal memory locations where data have to be stored

must be sent to W.A.R.P. from the outside by means of the input pins A0-A9.

When CHM is **high** W.A.R.P. automatically generates the addresses of its internal memories and manages the EPROMs reading by means of the addresses contained in EPA0-EPA2 and A0-A9 output pins (13 bits).

TE: For testing purpose only. It must be connected to V_{SS} .

MTE: For testing purpose only. It must be connected to V_{SS} .

MCLK: This is the input master clock whose frequency can reach up to 40MHz (MAX).

During the off-line phase with CHM **high**, the DCLK signal with a frequency of MCLK/32 is generated in order to drive the downloading phase timing.

EPA0-EPA2: During the off-line phase and in correspondence with CHM **high**, these output pins are joined (as MSB) to A0-A9 to obtain the complete address of the memory support where to read the data to be loaded in W.A.R.P. internal memories. EPA0-EPA2 are not used when CHM is **low** or in W.A.R.P. 1.0 release.

O0-O9: These pins carry out the output values. When the STB (strobe pin) is **high**, one output variable can be read by external devices (in on-line mode). The resolution of output variables is 1024 points (10 bits). If there are more than one output, the output variables are calculated one by one and they are provided in the sequence stabilized during the editing phase (see W.A.R.P.-SDT User Manual).


OCNT0-OCNT3: This 4 bit output bus provides the output variables with a progressive number during the on-line phase. As a consequence it is possible to know to which variable correspond the data that are on the output data bus (O0-O9). The dimension of OCNT bus is connected with the maximum number of output variables (16).

STB: The strobe pin enables the user to utilize the output. When this pin is **high** it indicates that a new output variable has been calculated and it is ready on the output bus (O0-O9). This signal synchronizes the external devices and in particular the interfaces with the controlled processes (on-line mode).

EP: This signal **low** indicates that the processing of all the rules has been completed.

NP: This output pin indicates that a new process can start. NP is automatically set **low** before the last output has been calculated, so that it is possible to start a new data acquisition before (with a new FIN) the computation is terminated.

Figure 4. Block Diagram



OTST: For testing purpose only. It must be connected to V_{SS} .

OMTS: For testing purpose only. It must be connected to V_{SS} .

SYNC: W.A.R.P. uses this pin to synchronize input data from an external database in off-line mode. The database contains information about antecedent and consequent membership functions and about fuzzy rules. To memorize this database it is possible to use an host processor or a non volatile memory.

FUNCTIONAL DESCRIPTION

W.A.R.P. works in two mode depending on the OFL control signal level:

Off-line MODE (OFL High)

On-line MODE (OFL Low)

OFF-LINE MODE

All W.A.R.P. memories are loaded during the off-line phase. The membership functions are written inside their related memories and the process control rules are loaded inside the program memory. If the CHM switch has been set **low** then the addresses of the words to be written in the memories are provided by an external bus (A0-A9), while data must be loaded 8 bit a time in the data bus. If the CHM switch has been set **high** then the addresses of the words to be written in the memories are internally generated while the addresses of the EPROM's locations to be read are directly

Table 5. Available Configurations on a Single Antecedent Memory.

| Numbers of Input | Data Resolution | Number of Membership Functions for Term Set |
|------------------|-----------------|---------------------------------------------|
| 1 | 128 (7 bit) | 16 |
| 2 [*] | 128 (7 bit) | 8 |
| 2 | 64 (6 bit) | 16 |
| 3 | 64 (6 bit) | 2x8 + 1x16 |
| 4 | 64 (6 bit) | 8 |

^{*}This configuration is not available in W.A.R.P. 1.0.

provided by W.A.R.P. by means of A0-A9 and EPA0-EPA2 output pins.

Data must be loaded 8 bit a time in the data bus and can be read from an external non volatile memory or loaded by an host processor.

ON-LINE MODE

In On-line mode W.A.R.P. is enabled to elaborate input values and calculate outputs according to the fuzzy rules stored into the microprogram. W.A.R.P. reads the input values one a time in the input data bus when all the inputs are given, a NP signal is pulled high to indicate that the computation is starting. The computational phase is divided in two main parts. During the first one the input values are read and the corresponding ALPHA values (activation levels) are extracted from the internal memories. In the second part the computation of the fuzzy rules and the defuzzification are implemented.

The block diagram shown in figure 3 describes the structure of W.A.R.P..

Antecedent Memory. It is formed by 4 benches each one containing one to four fuzzy sets bonded to the input variables.

Consequent Memory. It is formed by one bench where the fuzzy sets bonded to the output variables are stored .

Program Memory. It is formed by a single bench. Each line contains an operating code to execute the computation of a rule. This code selects the antecedent weights (ALPHA) involved in a rule, and connects them by the programmed connective operators (AND,OR).

Input Router. This internal block performs the input data routing. Data are read one byte a time from the input data bus, stored in 4 different buffers and, thanks to a pipeline process, sent together to 4 independent modules to be processed in parallel according to the chosen set-up configuration. Input data resolution is decided by the user (MAX 128 points) according to the available configurations, as shown in table 5.

The cycle starts when a positive pulse is applied at FIN for a time no lower than an entire clock period and continues until a new FIN (after NP low) or a PRST signal is given.

Fuzzifier. This block generates the addresses of the antecedent memories where the ALPHA values for each sampled input value are stored. It reads the first four input values and calculates the corresponding antecedent memories addresses. Afterwards it reads other four inputs values and simultaneously sends, thanks to a pipeline process, the previous four ALPHA values into internal registers. These ALPHA values are then sent to the Inference Unit. W.A.R.P. stores all ALPHA values comprising a term set, which is formed by the MFs connected to the IF-part of a rule, in successive memory locations of the same memory word (see figure 4). The vectors characterizing the MFs of a term set are stored so that the ALPHAs of different MFs corresponding to the same universe of discourse point (for the same input) are stored sequentially. So W.A.R.P. retrieves all the alpha values of a term set using the crisp input value to calculate the memory word address in the used fuzzy memory device. The Fuzzifier Unit is driven

Figure 5. Antecedent Memory Organization





Figure 6. Inference Unit Structure



by the configuration in accordance with the antecedent part of the fuzzy rules. The duration of the fuzzification process depends from the chosen configuration and the input number.

Inference Unit. Thanks to the Theta Operator, the Inference Unit generates the THETA weights which are used to manipulate the consequent MFs.

This is a calculation of the maximum and/or minimum performed on ALPHA values according to the logical connectives of fuzzy rules. It is possible to utilize the AND/OR connectives and to directly exploit ALPHA weights or the negated values. The number of THETA weights depends on the number of rules.

The rules can have at maximum four ALPHA weights (however they are connected). Two or more rules can be only joined with the OR connective.

Inference Unit structure is shown in figure 5.

Defuzzifier. It generates the output crisp values implementing the consequent part of the rules according to MAX-DOT method.

In this method consequent MFs are multiplied by a weight value Ω (OMEGA), which is calculated on the basis of antecedent MFs and logical operators.

All the terms needed to evaluate sums in numerator and denominator of center of gravity equation (see formula) are stored during the off-line phase.

The processing of fuzzy rules produces, for each output variable, a resulting membership function. Each MF related to the processed output variable

is firstly modified by a rule weight in accordance to MAX-DOT method.

Output value (X) is deduced from the centroids (x_i) and the modified MFs ($\Omega_i * A_i$) by using the formula:

$$X = \frac{\sum_{i=1}^n \Omega_i * A_i * x_i}{\sum_{i=1}^n \Omega_i * A_i}$$

n = number of MFs defined for the Output Variable

A_i = MF_i Area


x_i = absciss of the MF_i centroid

Ω_i = membership degree of the output MF_i.

To represent a membership function related with the THEN-part of a rule W.A.R.P. uses a single memory bench. For each consequent MF each memory word contains both the area multiplied with the barycentre and the area itself. This area is related to the first truth level (there are 16 truth levels (4 bit), so a multiplication with the calculated THETA must be performed on-line.

Two parallel blocks calculate the numerator and denominator values to implement the centroids formula. A final division block calculates the output values (see figure 6).

Figure 7. Defuzzifier Structure



ELECTRICAL SPECIFICATIONS

DC PARAMETRICS Across Temperature Range (T=0 to +70 °C unless otherwise specified) - TTL INTERFACE




Table 6. DC Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------|---------------------------|---------------------------------|-----|-----|------|
| V _{IL} | Low Level Input Voltage | | | 0.8 | V |
| V _{IH} | High Level Input Voltage | 2.0 | | | V |
| V _{OL} | Low Level Output Voltage | | 0.2 | 0.4 | V |
| V _{OH} | High Level Output Voltage | 2.4 | 3.4 | | V |
| I _{IL} | Low Level Input Current | V _I =V _{SS} | | +1 | μA |
| I _{IH} | High Level Input Current | V _I =V _{DD} | | -1 | μA |

DC PARAMETRICS

DC PARAMETRICS Across Temperature Range (T=0 to +70 °C unless otherwise specified)
TTL INTERFACE





Table 7. AC Characteristics

| Symbol | Parameters | Test Conditions | CK=20MHz | | CK=40MHz | | Unit |
|------------------|--------------|-----------------|----------|-----|----------|-----|------|
| | | | Min | Max | Min | Max | |
| t _{CP} | Clock Period | | 50 | | 25 | | ns |
| t _{CLH} | Clock High | | 20 | 30 | 10 | 15 | ns |
| t _{CLL} | Clock Low | | 20 | 30 | 10 | 15 | ns |
| t _{CR} | Clock Rise | 0.8V to 2V | | 4 | | 4 | ns |
| t _{CF} | Clock Fall | 2V to 0V | | 4 | | 4 | ns |
| t _{SET} | Setup | | 12 | | 12 | | ns |
| t _{HLD} | Hold | | 15 | | 15 | | ns |

W.A.R.P. TIMING TABLES


Off-line Phase Timing (Internal RAMs Loading with Charge Mode "0")




Timing Table Description: OFF-LINE phase (CHM "0")

- CHM [INPUT] low will enable the 'manual downloading' by specifying the address and data to be loaded into W.A.R.P..
 - MCLK [INPUT] must be connected with the external synchronization signal.
 - PRST [INPUT] must be set high to enable the device.
 - OFL [INPUT] must be set high to enable the configuration loading phase into the internal RAMs of W.A.R.P..
 - The input to be written into the internal memories at the address specified in A0-A9 must be put into IO-I7 bus .
 - SYNC [OUTPUT] will be provided to synchronize input data (IO-I7,A0-A9) coming from an external database. SYNC frequency is MCLK/32 with a phase delay of t_{CSP} ns . W.A.R.P. stores the data present on input buses at the rising edge of MCLK, returns a SYNC pulse after t_{CSP} ns indicating that is waiting for new data and address that must be given within next 31MCLK pulses. Afterwards W.A.R.P. stores the data on input buses and restores a new SYNC pulse.
- W.A.R.P. stores the data situated in IO-I7 and the addresses A0-A9 into its internal registers.

Figure 8. Block Diagram for W.A.R.P. downloading (CHM "0")




Off-line Phase Timing (Internal RAMs Loading with Charge Mode "1")




Timing Table Description: OFF-LINE phase (CHM "1")

- CHM [INPUT] high will enable the 'automatic downloading', specifying the address of the non-volatile memory where are data to be loaded into W.A.R.P.. Internal memory addresses are automatically generated.
- MCLK [INPUT] must be connected with the external synchronization signal.
- $\overline{\text{PRST}}$ [INPUT] must be set high to enable the device.
- OFL [INPUT] must be set high to enable the loading phase of data into the internal RAMs of W.A.R.P..
- SYNC [OUTPUT] will be provided to synchronize input data (I0-I7) coming from the external database. SYNC frequency is $\text{MCLK}/32$.
- DCLK [INTERNAL] sets the working frequency according to the OFL control signal. It drives the addressing of data coming from the external memory support by the I0-I7 input bus. The external memory support must return the data (addressed by EPA0-EPA2+A0-A9 [OUTPUT]) into I0-I7 in a period of time no longer than half a period of DCLK. DCLK frequency is $\text{MCLK}/32$.

Figure 9. Block Diagram for W.A.R.P. downloading (CHM "1")



On-line Phase Timing (Acquisition and Elaboration) Working Frequency 40MHz




Timing Table Description: ON-LINE phase


1st step: Acquisition

- MCLK [INPUT] must be connected with the external synchronization signal.
- OFL [INPUT] must be set low to enable the acquisition/elaboration phase of W.A.R.P..
- FIN [INPUT] must be set high for at least 1 clock period to start the acquisition phase. OFL must already be low since at least 4 clock periods before providing a FIN pulse. FIN duration must be in the range [1clock,2clock periods]. FIN pulse mustn't coincide with NP transitions.
- NP [OUTPUT] will remain low during the acquisition phase.
- The input data must be sent to I0-I6 after OFL has been set low and FIN has been set high. Data situated in I0-I6 are stored into its internal registers at each next rising edge of the MCLK.
- After the current inputs have been acquired, the NP [OUTPUT] high signal informs that the elaboration phase can start. This information is provided thanks to the configuration stored in the program memory.

Figure 10. Input/Output Connection Block Diagram



On-line Phase Timing (Output Generation) Working Frequency 40MHz



Timing Table Description: ON-LINE phase


2nd step: Elaboration

- MCLK [INPUT] must be connected with the external synchronization signal.
- OFL [INPUT] must remain low during this phase.
- NP [OUTPUT] remains high during this phase.
- \overline{EP} [OUTPUT] is set high during this phase.
- STB [OUTPUT] is set high for a clock period every time an output value has been calculated. It informs that it is possible to utilize the output which is situated in the output bus (O0-O9). The STB pulse starts at the rising edge of the MCLK and stops at the next rising edge of the MCLK. At the falling edge of the STB the data situated on the O0-O9 bus can be stored.
- The current output on the O0-O9 [OUTPUT] bus is provided exactly when the STB signal rises and it does not change until a new STB signal occurs.
- The output identifier on the OCNT0-OCNT3 [OUTPUT] bus is provided exactly when the STB signal rises and it does not change until a new STB signal occurs.
- NP [OUTPUT] is set low when the penultimate STROBE is disabled allowing a new acquisition phase to start while W.A.R.P. is still elaborating the last output.
- When the last output has been provided, \overline{EP} will be automatically set low.

PROGRAMMING TOOL

FUZZYSTUDIO™ 1.0 - W.A.R.P. Software Development Tool

Figure 11. W.A.R.P. Software Development Tools



SGS-THOMSON has developed some software tools (see figure 11) to support the use of W.A.R.P.1 allowing easy configurating and loading of the memories and functional simulations. It is fully compatible with the W.A.R.P. board.

It has been designed in order to be used with the following hardware/software requirements:

- 80386 (or higher) processor
- VGA/ SVGA screen
- Windows Version 3.0 or Higher

The constituting blocks are:

W.A.R.P.-SDT Editor:

it is a tool to define the fuzzy controller with a User-Friendly Interface.

It is composed by:

- Variable Editor (to define the I/O variable)
- Membership Editor (to define the membership function shape)
- Rule Editor (to define the base of knowledge)

W.A.R.P.-SDT Compiler:

it generates the code to be loaded in W.A.R.P. memories according to the data defined through the editor. It also generates the data base for Debugger, Exporter and Simulator.

W.A.R.P.-SDT Debugger:

it allows the user to examine step-by-step the fuzzy computation for a defined application. It also allows

to check the results of the entire control process by using a list of patterns stored into a file.

It allows to show:

- Alpha values
- Theta values
- Defuzzification partial values
- Output values

W.A.R.P.-SDT Exporter:

it generates files to be imported in different environments in order to develop W.A.R.P. based simulations exploiting user-developed models.

It addresses the following environments:

Standard C: the exporter generates a C function that can be recalled by a user program

Matlab: the exporter generates a '.M' file that can be used to perform simulations in Matlab environments

W.A.R.P.-SDT Simulator:

it allows to:

- define models of the controlled system in terms of differential equations
- define the external inputs and set points
- resolve the differential equations by using Runge-Kutta algorithm
- functionally simulate W.A.R.P.
- show the simulation results in graphic charts.

W.A.R.P.1.1

W.A.R.P. Application Development Board

The board has been designed to be connected to the RS232 port of an IBM PC 386 (or higher), but it can also work stand alone. Inputs and outputs are provided at TTL compatible level. The board allows the user to change the rules and the membership functions (see W.A.R.P.-SDT User Manual) into the W.A.R.P. memories.

It can manage up to 16 inputs and 16 outputs.


The clock generator frequency on board is 24MHz.

An automatic trigger is used to synchronize W.A.R.P. with the external environment (working connected with a PC).

When the board is used as a stand alone device all the fuzzy data (membership functions and rules) are stored in EPROMs. The board allows the stand-alone/PC working to be selected by setting a switch.

A block diagram of the board is described in figure 12.


Figure 12. Board Block Diagram



PACKAGE DIMENSIONS

| Dim. | mm | | | inch | | |
|------|-------|------|-------|------|------|-------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | 4.20 | | 5.08 | 0.16 | | 0.19 |
| A1 | | 0.56 | | | 0.02 | |
| A3 | | 2.54 | | | 0.10 | |
| B | | 0.38 | | | 0.01 | |
| B1 | | | 1.14 | | | 0.003 |
| D | 30.10 | | 30.35 | 1.18 | | 1.19 |
| D1 | 29.20 | | 29.41 | 1.14 | | 1.15 |
| D3 | 27.69 | | 28.70 | 1.11 | | 1.13 |
| E | 30.10 | | 30.35 | 1.18 | | 1.19 |
| E1 | 29.20 | | 29.41 | 1.14 | | 1.15 |
| E3 | 27.69 | | 28.70 | 1.11 | | 1.13 |
| e | | 1.27 | | | 0.05 | |
| D | 30.10 | | 30.35 | 1.18 | | 1.19 |
| D1 | 29.20 | | 29.41 | 1.14 | | 1.15 |
| D3 | 27.69 | | 28.70 | 1.11 | | 1.13 |
| F | | | 0.50 | | | 0.020 |
| G | | | 1.78 | | | 0.070 |


Figure 13. W.A.R.P. 84 Pin PLCC84 Plastic Package



PACKAGE DIMENSIONS

| Dim. | mm | | | inch | | |
|------|------|------|-------|------|-------|-------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | | | 33.58 | | | 1.332 |
| B | | | 17.78 | | | 0.700 |
| C | | | 2.24 | | | 0.088 |
| c1 | | | 2.54 | | | 0.100 |
| D | | | 4.70 | | | 0.185 |
| d1 | | | 1.40 | | | 0.055 |
| d2 | | | 1.68 | | | 0.065 |
| E | | | 30.78 | | | 1.212 |
| e | | 2.54 | | | 0.100 | |
| F | | | 0.50 | | | 0.020 |
| G | | | 1.78 | | | 0.070 |

Figure 14. W.A.R.P. 100 Pin CPGA100 Ceramic Package



Functions in dedicated memories in order to reduce the computational time. Therefore a great amount of W.A.R.P. processing is based on a look-up table approach rather than on on-line calculation.

Those Membership Functions (MFs), each one portrayed by a configurable resolution of 2^6 or 2^7 elements, are stored in four internal RAMs (1Kbyte each). The consequent MFs, due to the different modelling, are loaded in a single RAM by storing for each MF its area and its barycentre. This is due to the adoption of the Center of Gravity defuzzification method.

The downloading phase allows the setting of the device, in terms of I/O number, universes of discourse and MF shapes. During this phase W.A.R.P. prepares its internal memories for the on-line elaboration phase and loads the microcode in its

program memory. This microcode, which drives the on-line phase, is generated by the Compiler (see W.A.R.P.-SDT User Manual) according to the adopted configuration. The possible configurations are shown in table 1.

During the on-line phase (up to 40MHz working frequency), W.A.R.P. processes the input data and produces its outputs according to the configuration loaded in the downloading phase.

W.A.R.P. is conceived to work together with traditional microcontrollers which shall perform normal control tasks while W.A.R.P. will be independently responsible for all the fuzzy related computing.

W.A.R.P. is manufactured using the high performance, reliable HCMOS4T (0.7 μ m) SGS-THOMSON Microelectronics process.

Table 8. Ordering Information

| Part Number | Maximum Frequency | Supply Voltage | Temperature Range | Package |
|---------------|-------------------|----------------|-------------------|---------|
| STFLWARP11/PG | 40 MHz | 5 \pm 5% | 0 °C to 70 °C | CPGA100 |
| STFLWARP11/PL | 40 MHz | 5 \pm 5% | 0 °C to 70 °C | PLCC84 |

| Type | Device | Development Tools | |
|------------------|--------------------------------|---------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|
| | | FUZZYSTUDIO™ ADB | FUZZYSTUDIO™ SDT |
| STFLSTUDIO10/KIT | STFLWARP11/PG STFLWARP11/PL | W.A.R.P. 1.X W.A.R.P. 1.X programmer EPROM programmer RS-232 communication handler Internal Clock | Variables and Rules Editor W.A.R.P. Compiler/Debugger Exporter for ANSI C and MATLAB® |

| Order Code | Description | Supported Target | Functionalities | System Requirement |
|--------------|---------------------------------------------------------|----------------------------------------------------------------------|------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|
| STFLAFM10/SW | WTA-FAM for Building Rules BACK-FAM for Building MFs | STFLWARP11/PG STFLWARP11/PL STFLWARP20/PL ANSI C MATLAB® | Rules Minimizer Step-by-Step Simulation Simulation from File Local Tuning | MS-DOS 3.1 or higher Windows 3.0 or later 486, PENTIUM compatible 8 MB RAM |

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved

FUZZYSTUDIO™ is a trademark of SGS-THOMSON Microelectronics
MS-DOS®, Microsoft® and Microsoft Windows® are registered trademarks of Microsoft Corporation.
MATLAB® is a registered trademark of Mathworks Inc.

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.