## ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

- HIGH SPEED
tPD $=13 \mathrm{~ns}$ (TYP.) AT VCc $=5 \mathrm{~V}$
- LOW POWER DISSIPATION
$\mathrm{I}_{\mathrm{cc}}=4 \mu \mathrm{~A}$ (MAX.) at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- HIGH NOISE IMMUNITY
$\mathrm{V}_{\mathrm{NIH}}=\mathrm{V}_{\text {NIL }}=28 \% \mathrm{~V}_{\text {CC }}$ (MIN.)
- OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE
$|\mathrm{loh}|=\mathrm{loL}=4 \mathrm{~mA}(\mathrm{MIN}$.)
- BALANCED PROPAGATION DELAYS tPLH $=$ tPHL
- WIDE OPERATING VOLTAGE RANGE $\mathrm{Vcc}(\mathrm{OPR})=2 \mathrm{~V}$ to 6 V
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS181


## DESCRIPTION

The 74HC181 is a high speed CMOS ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR fabricated with silicon gate $\mathrm{C}^{2} \mathrm{MOS}$ technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the M54HC182 or M74HC182, full carry look-ahead circuits, high-speed arithmetic operations can be performed. These circuits will accomodate ac-tive-high or active-low data, if the pin designations are interpreted as shown below. Subtraction is accomplished by $1, \mathrm{~s}$ complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $1-\mathrm{B}-1$, which requires an endaround or forced carry to produce A-B. The 181 can also be utilized as a comparator. The $A=B$ output is internally decoded from the function outputs ( $\overline{\mathrm{F} 0}, \overline{\mathrm{~F} 1}$, $\overline{\mathrm{F} 2}, \overline{\mathrm{~F} 3}$ ) so that when two words of equal magnitude are applied at the $A$ and $B$ inputs, it will assume a high level to indicated equality $(A=B)$. The ALU should be


PIN CONNECTIONS (top view)


[^0]
## DESCRIPTION (continued)

in the subtract mode with $\mathrm{C}_{\mathrm{n}}=\mathrm{H}$ when performing this comparison. The $\mathrm{A}=\mathrm{B}$ output is open-drain so that it can be wire-AND connected to give a comparison for more that four bits. The carry output $(\mathrm{Cn}+4)$ can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs $\mathrm{S} 3, \mathrm{~S} 2, \mathrm{~S} 1, \mathrm{~S} 0$ at L, H, H, L, respectively. These circuits have been designed to not only incorporate all of the designer's re-
quirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

## INPUT AND OUTPUT EQUIVALENT CIRCUITS



IEC LOGIC SYMBOLS


PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| $2,23,21,19$ | $\overline{\mathrm{AO}}$ to $\overline{\mathrm{A} 3}$ | Word A Inputs |
| $1,22,20,18$ | $\overline{\mathrm{~B} 0}$ to $\overline{\mathrm{B} 3}$ | Word B Inputs |
| $6,5,4,3$ | S0 to S3 | Function Select Inputs |
| 7 | Cn | Inv. Carry Input |
| 8 | M | Mode Control Input |
| $9,10,11,13$ | $\overline{\mathrm{FO}}$ to $\overline{\mathrm{F} 3}$ | Function Outputs |
| 14 | $\mathrm{~A}=\mathrm{B}$ | Comparator Output |
| 15 | $\overline{\mathrm{P}}$ | Carry Propagate Output |
| 16 | $\mathrm{Cn}+4$ | Inv. Carry Output |
| 17 | $\overline{\mathrm{G}}$ | Carry Generate Output |
| 12 | GND | Ground (OV) |
| 24 | VCC | Positive Supply Voltage |


| PIN NUMBER | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{2 3}$ | $\mathbf{2 2}$ | $\mathbf{2 1}$ | $\mathbf{2 0}$ | $\mathbf{1 9}$ | $\mathbf{1 8}$ | $\mathbf{9}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ | $\mathbf{1 3}$ | $\mathbf{7}$ | $\mathbf{1 6}$ | $\mathbf{1 5}$ | $\mathbf{1 7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACTIVE LOW DATA (Table 1) | $\overline{\mathrm{A} 0}$ | $\overline{\mathrm{~B} 0}$ | $\overline{\mathrm{~A} 1}$ | $\overline{\mathrm{~B} 1}$ | $\overline{\mathrm{~A} 2}$ | $\overline{\mathrm{~B} 2}$ | $\overline{\mathrm{~A} 3}$ | $\overline{\mathrm{~B} 3}$ | $\overline{\mathrm{~F} 0}$ | $\overline{\mathrm{~F} 1}$ | $\overline{\mathrm{~F} 2}$ | $\overline{\mathrm{~F} 3}$ | Cn | $\mathrm{Cn}+4$ | $\overline{\mathrm{P}}$ | $\overline{\mathrm{G}}$ |
| ACTIVE HIGH DATA (Table 1) | A 0 | B 0 | A 1 | B 1 | A 2 | B 2 | A 3 | B 3 | F 0 | F 1 | F 2 | F 3 | Cn | $\mathrm{Cn}+4$ | X | Y |


| Input Cn | Output Cn $+\mathbf{4}$ | Active LOW Data (Figure 1) | Active HIGH Data (Figure 2) |
| :---: | :---: | :---: | :---: |
| H | H | $\mathrm{A} \geq \mathrm{B}$ | $\mathrm{A} \leq \mathrm{B}$ |
| H | L | $\mathrm{A}<\mathrm{B}$ | $\mathrm{A}>\mathrm{B}$ |
| L | H | $\mathrm{A}>\mathrm{B}$ | $\mathrm{A}<\mathrm{B}$ |
| L | L | $\mathrm{A} \leq \mathrm{B}$ | $\mathrm{A} \geq \mathrm{B}$ |

TRUTH TABLE 1

| Selection |  |  |  | ACTIVE LOW DATA |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | M = H Logic Functions | M = L: Arithmetic Operations |  |
| S3 | S2 | S1 | S0 |  | $\mathrm{Cn}=\mathrm{L}$ ( no carry) | $\mathrm{Cn}=\mathrm{H}$ (with carry) |
| L | L | L | L | $F=\overline{\mathrm{A}}$ | $\mathrm{F}=\mathrm{A}$ Minus 1 | $F=A$ |
| L | L | L | H | $F=\overline{\mathrm{AB}}$ | $F=A B$ Minus 1 | $F=A B$ |
| L | L | H | L | $F=\overline{\mathrm{A}}+\mathrm{B}$ | $F=A \bar{B}$ Minus 1 | $F=(A \bar{B})$ |
| L | L | H | H | $\mathrm{F}=1$ | $F=$ Minus 1 (2's Compl) | $F=$ Zero |
| L | H | L | L | $F=\overline{\mathrm{A}+\mathrm{B}}$ | $F=A$ Plus $(A+\bar{B})$ | $\mathrm{F}=\mathrm{A}$ Plus $(\mathrm{A}+\overline{\mathrm{B}})$ Plus 1 |
| L | H | L | H | $F=\bar{B}$ | $F=A B$ Plus $(A+B)$ | $F=A B$ Plus $(A+\bar{B})$ Plus 1 |
| L | H | H | L | $F=\overline{A \oplus B}$ | $F=A$ Minus $B$ Minus 1 | $F=A$ Minus $B$ |
| L | H | H | H | $F=A+\bar{B}$ | $F=A+\bar{B}$ | $F=(A+\bar{B})$ Plus 1 |
| H | L | L | L | $\mathrm{F}=\overline{\mathrm{A}} \mathrm{B}$ | $F=A$ Plus (A + B) | $F=A$ Plus (A + B ) Plus 1 |
| H | L | L | H | $F=A \oplus B$ | $\mathrm{F}=\mathrm{A}$ Plus B | $F=A$ Plus B Plus 1 |
| H | L | H | L | $F=B$ | $F=A \bar{B}$ Plus $(A+B)$ | $F=A \bar{B}$ Plus ( $A+B$ ) Plus 1 |
| H | L | H | H | $F=A+B$ | $F=A+B$ | $F=(A+B)$ Plus 1 |
| H | H | L | L | $F=0$ | $F=A$ Plus $A^{*}$ | $F=A$ Plus A Plus 1 |
| H | H | L | H | $F=A \bar{B}$ | $F=A B$ Plus $A$ | $F=A B$ Plus A Plus 1 |
| H | H | H | L | $F=A B$ | $F=A \bar{B}$ Plus $A$ | $F=A \bar{B}$ Plus $A$ Plus 1 |
| H | H | H | H | $F=A$ | $F=A$ | $F=A$ Plus 1 |

* Each bit is shifted to the next more significant position.

FIGURE 1


TRUTH TABLE 2

| Selection |  |  |  | ACTIVE HIGH DATA |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | M = H Logic Functions | $\mathrm{M}=\mathrm{L}$ : Arithmetic Operations |  |
| S3 | S2 | S1 | S0 |  | $\mathrm{Cn}=\mathrm{H}$ (no carry) | $\mathrm{Cn}=\mathrm{L}$ (with carry) |
| L | L | L | L | $\mathrm{F}=\overline{\mathrm{A}}$ | $F=A$ | $F=A$ Plus 1 |
| L | L | L | H | $F=\overline{A+B}$ | $F=A+B$ | $F=(A+B)$ Plus 1 |
| L | L | H | L | $F=\overline{\mathrm{A}} \mathrm{B}$ | $F=A+\bar{B}$ | $F=(A+\bar{B})$ Plus 1 |
| L | L | H | H | $F=0$ | $F=$ Minus 1 (2's Compl) | $F=$ Zero |
| L | H | L | L | $\mathrm{F}=\overline{\mathrm{AB}}$ | $F=A$ Plus (A $\bar{B}$ ) | $F=A$ Plus $A \bar{B}$ Plus 1 |
| L | H | L | H | $F=\bar{B}$ | $F=(A+B)$ Plus $A \bar{B}$ | $F=(A+B)$ Plus ( $A \bar{B}$ ) Plus 1 |
| L | H | H | L | $F=A \oplus B$ | $F=A$ Minus $B$ Minus 1 | $F=A$ Minus $B$ |
| L | H | H | H | $F=A \bar{B}$ | $F=A \bar{B}$ Minus 1 | $F=A \bar{B}$ |
| H | L | L | L | $F=\overline{\mathrm{A}}+\mathrm{B}$ | $F=A$ Plus $A B$ | $F=A$ Plus AB Plus 1 |
| H | L | L | H | $F=\overline{\mathrm{A} \oplus \mathrm{B}}$ | $F=A$ Plus B | $F=A$ Plus $B$ Plus 1 |
| H | L | H | L | $F=B$ | $F=(A+\bar{B})$ Plus $A B$ | $F=(A+\bar{B})$ Plus AB Plus 1 |
| H | L | H | H | $F=A B$ | $F=A B$ Minus 1 | $F=A B$ |
| H | H | L | L | $\mathrm{F}=1$ | $F=A$ Plus A * | $F=A$ Plus A Plus 1 |
| H | H | L | H | $F=A+\bar{B}$ | $F=(A+B)$ Plus $A$ | $F=(A+B)$ Plus A Plus 1 |
| H | H | H | L | $F=A+B$ | $F=(A+\bar{B})$ Plus $A$ | $F=(A+\bar{B})$ Plus $A$ Plus 1 |
| H | H | H | H | $F=A$ | $\mathrm{F}=\mathrm{A}$ Minus 1 | $F=A$ |

* Each bit is shifted to the next more significant position.

FIGURE 2


## LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{K}}$ | DC Input Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | DC Output Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC Output Source Sink Current Per Output Pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ | DC VCC or Ground Current | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | $500\left(^{*}\right)$ | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (10 sec) | 300 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is notimplied. (*) $500 \mathrm{~mW}: \cong 65^{\circ} \mathrm{C}$ derate to 300 mW by $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}: 65{ }^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | 2 to 6 | V |
| $\mathrm{V}_{1}$ | Input Voltage |  | 0 to $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{0}$ | Output Voltage |  | 0 to V ${ }_{\text {cc }}$ | V |
| $\mathrm{T}_{\text {op }}$ | Operating Temperature |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{tr}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0 to 1000 | ns |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | 0 to 500 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 0 to 400 |  |

DC SPECIFICATIONS

| Symbol | Parameter | Test Conditions |  |  | Value |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vcc <br> (V) |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85{ }^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage | 2.0 |  |  | 1.5 |  |  | 1.5 |  | V |
|  |  | 4.5 |  |  | 3.15 |  |  | 3.15 |  |  |
|  |  | 6.0 |  |  | 4.2 |  |  | 4.2 |  |  |
| VIL | Low Level Input Voltage | 2.0 |  |  |  |  | 0.5 |  | 0.5 | V |
|  |  | 4.5 |  |  |  |  | 1.35 |  | 1.35 |  |
|  |  | 6.0 |  |  |  |  | 1.8 |  | 1.8 |  |
| V OH | High Level Output Voltage (except A = B output) | 2.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}= \\ & \mathrm{V}_{\mathrm{IH}} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{l}=-20 \mu \mathrm{~A}$ | 1.9 | 2.0 |  | 1.9 |  | V |
|  |  | 4.5 |  |  | 4.4 | 4.5 |  | 4.4 |  |  |
|  |  | 6.0 |  |  | 5.9 | 6.0 |  | 5.9 |  |  |
|  |  | 4.5 |  | $\mathrm{l}=-4.0 \mathrm{~mA}$ | 4.18 | 4.31 |  | 4.13 |  |  |
|  |  | 6.0 |  | $\mathrm{l}=-5.2 \mathrm{~mA}$ | 5.68 | 5.8 |  | 5.63 |  |  |
| VoL | Low Level Output Voltage | 2.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}= \\ & \mathrm{V}_{\mathrm{IH}} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{l}_{\mathrm{O}}=20 \mu \mathrm{~A}$ |  | 0.0 | 0.1 |  | 0.1 | V |
|  |  | 4.5 |  |  |  | 0.0 | 0.1 |  | 0.1 |  |
|  |  | 6.0 |  |  |  | 0.0 | 0.1 |  | 0.1 |  |
|  |  | 4.5 |  | $\mathrm{I}_{0}=4.0 \mathrm{~mA}$ |  | 0.17 | 0.26 |  | 0.33 |  |
|  |  | 6.0 |  | $\mathrm{l}=5.2 \mathrm{~mA}$ |  | 0.18 | 0.26 |  | 0.33 |  |
| 11 | Input Leakage Current | 6.0 | $V_{1}=$ | $V_{\text {cc }}$ or GND |  |  | $\pm 0.1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Icc | Quiescent Supply Current | 6.0 | $\mathrm{V}_{1}=$ | $V_{\text {cc }}$ or GND |  |  | 4 |  | 40 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}\right)$

| Symbol | Parameter | Test Conditions |  | Value |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{c c}$ <br> (V) |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> 54HC and 74 HC |  |  | $\begin{gathered} -40 \text { to } 85{ }^{\circ} \mathrm{C} \\ 74 \mathrm{HC} \end{gathered}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{TLLH}} \\ & \mathrm{t}_{\mathrm{THL}} \end{aligned}$ | Output Transition Time | 2.0 |  |  | 30 | 75 |  | 95 | ns |
|  |  | 4.5 |  |  | 8 | 15 |  | 19 |  |
|  |  | 6.0 |  |  | 7 | 13 |  | 16 |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay Time <br> (1) | 2.0 |  |  | 54 | 120 |  | 150 | ns |
|  |  | 4.5 |  |  | 16 | 24 |  | 30 |  |
|  |  | 6.0 |  |  | 13 | 20 |  | 26 |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay Time (2) | 2.0 |  |  | 90 | 215 |  | 270 | ns |
|  |  | 4.5 |  |  | 26 | 43 |  | 54 |  |
|  |  | 6.0 |  |  | 20 | 37 |  | 46 |  |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation Delay Time (3) | 2.0 |  |  | 97 | 215 |  | 270 | ns |
|  |  | 4.5 |  |  | 27 | 43 |  | 54 |  |
|  |  | 6.0 |  |  | 21 | 37 |  | 46 |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay Time <br> (4) | 2.0 |  |  | 80 | 180 |  | 225 | ns |
|  |  | 4.5 |  |  | 23 | 36 |  | 45 |  |
|  |  | 6.0 |  |  | 18 | 31 |  | 38 |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay Time(5) | 2.0 |  |  | 81 | 190 |  | 240 | ns |
|  |  | 4.5 |  |  | 24 | 38 |  | 48 |  |
|  |  | 6.0 |  |  | 19 | 32 |  | 41 |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tPHL }} \end{aligned}$ | Propagation Delay Time (6) | 2.0 |  |  | 80 | 180 |  | 225 | ns |
|  |  | 4.5 |  |  | 23 | 36 |  | 45 |  |
|  |  | 6.0 |  |  | 18 | 31 |  | 38 |  |
| tpLH <br> tphl | Propagation Delay Time (7) | 2.0 |  |  | 80 | 170 |  | 215 | ns |
|  |  | 4.5 |  |  | 23 | 34 |  | 43 |  |
|  |  | 6.0 |  |  | 18 | 29 |  | 37 |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay Time (8) | 2.0 |  |  | 80 | 170 |  | 215 | ns |
|  |  | 4.5 |  |  | 23 | 34 |  | 43 |  |
|  |  | 6.0 |  |  | 18 | 29 |  | 37 |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay Time (9) | 2.0 |  |  | 95 | 220 |  | 275 | ns |
|  |  | 4.5 |  |  | 27 | 44 |  | 55 |  |
|  |  | 6.0 |  |  | 21 | 37 |  | 47 |  |
| tpLHtphl | Propagation Delay Time (10) | 2.0 |  |  | 95 | 220 |  | 275 | ns |
|  |  | 4.5 |  |  | 27 | 44 |  | 55 |  |
|  |  | 6.0 |  |  | 21 | 37 |  | 47 |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay Time (11) | 2.0 |  |  | 86 | 200 |  | 250 | ns |
|  |  | 4.5 |  |  | 24 | 40 |  | 50 |  |
|  |  | 6.0 |  |  | 18 | 34 |  | 43 |  |
| $\begin{aligned} & \mathrm{tpLZ} \\ & \text { tp71 } \end{aligned}$ | Propagation Delay Time(12) | 2.0 | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 92 | 210 |  | 265 | ns |
|  |  | 4.5 |  |  | 27 | 42 |  | 53 |  |
|  |  | 6.0 |  |  | 27 | 36 |  | 45 |  |
| $\mathrm{Clin}^{\text {a }}$ | Input Capacitance |  |  |  | 5 | 10 |  | 10 | pF |
| Cpd (*) | Power Dissipation Capacitance |  |  |  | 195 |  |  |  | pF |

$\left(^{*}\right)$ CPD is defined as the value of the IC's internal equivalent capadtanœ which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operting current can be obtained by the following equation. Icc(opr) $=\mathrm{CpD} \bullet \mathrm{V}_{\mathrm{cc}} \bullet \mathrm{fin}_{\mathrm{IN}}+\operatorname{Icc}$

PROPAGATION DELAY TIME TEST CONDITIONS

| Test No | INPUT | OUTPUT | Test Conditions |
| :---: | :---: | :---: | :---: |
| (1) | Cn | $\mathrm{Cn}+4$ |  |
| (2) | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ | $\mathrm{Cn}+4$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{V}_{\mathrm{CC}}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{GND}$ ( $\overline{\mathrm{SUM}}$ mode) |
| (3) | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ | $\mathrm{Cn}+4$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{GND}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{VCC}$ ( $\overline{\mathrm{DIFF}}$ mode) |
| (4) | $\overline{\mathrm{Cn}}$ | Any $\overline{\mathrm{F}}$ | $\mathrm{M}=\mathrm{GND}$ ( $\overline{\mathrm{SUM}}$ or $\overline{\mathrm{DIFF}}$ mode) |
| (5) | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ | $\overline{\mathrm{G}}$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{V}_{\mathrm{CC}}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{GND}$ ( $\overline{\mathrm{SUM}}$ mode) |
| (6) | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ | $\overline{\mathrm{G}}$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{GND}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{~V} \mathrm{CC}$ ( $\overline{\mathrm{DIFF}}$ mode) |
| (7) | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ | $\overline{\mathrm{F}}$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{V}_{\mathrm{CC}}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{GND}$ ( $\overline{\mathrm{SUM}} \mathrm{mode}$ ) |
| (8) | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ | $\overline{\mathrm{F}}$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{GND}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{~V} \mathrm{CC}$ ( $\overline{\mathrm{DIFF}}$ mode) |
| (9) | $\overline{\mathrm{A}} \mathrm{i}$ or $\overline{\mathrm{B}} \mathrm{i}$ | $\overline{\mathrm{Fi}}$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{V}_{\mathrm{CC}}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{GND}$ ( $\overline{\mathrm{SUM}}$ mode) |
| (10) | $\overline{\mathrm{A}} \mathrm{i}$ or $\overline{\mathrm{B}} \mathrm{i}$ | $\overline{\mathrm{Fi}}$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{GND}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{~V} \mathrm{CC}$ ( $\overline{\mathrm{DIFF}}$ mode) |
| (11) | $\overline{\mathrm{A}} \mathrm{i}$ or $\overline{\mathrm{B}} \mathrm{i}$ | Fi | $\mathrm{M}=\mathrm{V}_{\text {CC }}$ (Logic mode) |
| (12) | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ | $A=B$ | $\mathrm{M}=\mathrm{GND}, \mathrm{S} 0=\mathrm{S} 3=\mathrm{GND}, \mathrm{S} 1=\mathrm{S} 2 \mathrm{~V} \mathrm{CC}$ ( $\overline{\mathrm{DIFF}}$ mode) |

## SWITCHING CHARACTERISTICS TEST WAVEFORM



TEST CIRCUIT Icc (Opr.)

Input Condition :
$\overline{\mathrm{AD}}, \overline{\mathrm{A} 1}, \overline{\mathrm{~A} 2}, \overline{\mathrm{AB}}, \mathrm{S} 0, \mathrm{~S} 3, \mathrm{Cn}=\mathrm{V}_{\mathrm{DD}}$

$\overline{B 1}, \overline{B 2}, \overline{B 3}, S 1, S 2, M=G N D$

INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.

## Plastic DIP24 (0.25) MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 |  | 0.63 |  |  | 0.025 |  |
| b |  | 0.45 |  |  | 0.018 |  |
| b1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
| b2 |  | 1.27 |  |  | 0.050 |  |
| D |  |  | 32.2 |  |  | 1.268 |
| E | 15.2 |  | 16.68 | 0.598 |  | 0.657 |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 27.94 |  |  | 1.100 |  |
| F |  |  | 14.1 |  |  | 0.555 |
| 1 |  | 4.445 |  |  | 0.175 |  |
| L |  | 3.3 |  |  | 0.130 |  |



## SO24 MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.10 |  | 0.20 | 0.004 |  | 0.007 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.013 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.012 |
| C |  | 0.50 |  |  | 0.020 |  |
| c1 | $45^{\circ}$ (typ.) |  |  |  |  |  |
| D | 15.20 |  | 15.60 | 0.598 |  | 0.614 |
| E | 10.00 |  | 10.65 | 0.393 |  | 0.420 |
| e |  | 1.27 |  |  | 0.05 |  |
| e3 |  | 13.97 |  |  | 0.55 |  |
| F | 7.40 |  | 7.60 | 0.291 |  | 0.299 |
| L | 0.50 |  | 1.27 | 0.19 |  | 0.050 |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |




Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use ascritical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A


[^0]:    * Open drain Output Structure

