## 16-BIT MCU WITH 128K BYTE FLASH MEMORY

- High Performance 16-bit CPU with 4-Stage Pipeline
- 100 ns Instruction Cycle Time at 20 MHz CPU Clock
- 500 ns Multiplication ( $16 \times 16$ bit), $1 \mu$ s Division (32 / 16 bit)
- Enhanced Boolean Bit Manipulation Facilities
- Additional Instructions to Support HLL and Operating Systems
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- Clock Generation via on-chip PLL or via direct clock input
- Up to 16 MBytes Linear Address Space for Code and Data
- 2K Bytes On-Chip Internal RAM (IRAM)
- 2K Bytes On-Chip Extension RAM (XRAM)
- 128K Bytes On-Chip FLASH memory
- FLASH Memory organized into 4 banks independently erasable
- Programmable External Bus Characteristics for Different Address Ranges
- 8-Bit or 16-Bit External Data Bus
- Multiplexed or Demultiplexed External Address/ Data Buses
- Five Programmable Chip-Select Signals
- Hold- and Hold-Acknowledge Bus Arbitration Support
- 1024 Bytes On-Chip Special Function Register Area
- Idle and Power Down Modes
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- 16-Priority-Level Interrupt System with 56 Sources, Sample-Rate down to 50 ns
- 16-Channel 10-bit A/D Converter with $9.7 \mu \mathrm{~s}$ Conversion Time
- Two 16-Channel Capture/Compare Units

- 4-Channel PWM Unit
- Two Multi-Functional General Purpose Timer Units with 5 Timers
- Two Serial Channels (Synchronous/ Asynchronous and High-Speed-Synchronous)
- On-Chip CAN 2.0B Interface with 15 Message Objects (Full-CAN/Basic-CAN)
- Programmable Watchdog Timer
- Up to 111 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis
- Supported by development tools: C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 144-Pin PQFP Package


## Table of Contents

1 INTRODUCTION ..... 4
2 PIN DATA ..... 5
3 FUNCTIONAL DESCRIPTION ..... 12
4 MEMORY ORGANIZATION ..... 13
5 EXTERNAL BUS CONTROLLER ..... 13
6 FLASH MEMORY ..... 14
6.1 Flash Memory Programming And Erasure ..... 14
6.2 Flash Control Register (FCR) ..... 15
6.3 Flash Memory Security ..... 16
7 CENTRAL PROCESSING UNIT (CPU) ..... 19
8 INTERRUPT SYSTEM ..... 20
9 CAPTURE/COMPARE (CAPCOM) UNITS ..... 24
10 GENERAL PURPOSE TIMER (GPT) UNIT ..... 26
11 PWM MODULE ..... 28
12 WATCHDOG TIMER ..... 29
13 A/D CONVERTER ..... 29
14 SERIAL CHANNELS ..... 30
15 CAN-MODULE ..... 30
16 PARALLEL PORTS ..... 31
17 INSTRUCTION SET SUMMARY ..... 32
18 BOOTSTRAP LOADER ..... 33
19 SPECIAL FUNCTION REGISTER OVERVIEW ..... 34
20 ELECTRICAL CHARACTERISTICS ..... 41
20.1 Absolute Maximum Ratings ..... 41
20.2 Parameter Interpretation ..... 41
20.3 DC Characteristics ..... 42
20.4 A/D Converter Characteristics ..... 45
20.5 AC Characteristics ..... 47
20.5.1 Test Waveforms ..... 47
20.5.2 Definition of Internal Timing ..... 48
20.5.3 Direct Drive ..... 48
20.5.4 Phase Locked Loop ..... 49
20.5.5 External Clock Drive XTAL1 ..... 50
20.5.6 Memory Cycle Variables ..... 50
20.5.7 Multiplexed Bus ..... 51
20.5.8 Demultiplexed Bus ..... 57
20.5.9 CLKOUT and READY ..... 63
20.5.10 External Bus Arbitration ..... 65
21 PACKAGE MECHANICAL DATA ..... 68
22 ORDERING INFORMATION ..... 68

## 1 INTRODUCTION

The ST10F167 is a flash derivative of the SGS-THOMSON ST10 family of full featured sin-gle-chip CMOS microcontrollers. It combines high CPU performance with high peripheral functionali-
ty and enhanced IO-capabilities. It also provides on-chip high-speed RAM and clock generation via PLL.

Figure 1.1 Logic Symbol


## 2 PIN DATA



Table 2.1 Pin Definitions and Functions

| Symbol | Pin Number | Input (I) Output (0) | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P6.0-P6.7 | 1-8 | I/O | Port 6 is an 8 -bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The following Port 6 pins also serve for alternate functions: |  |  |
|  | 1 | 0 | P6.0 | CSO | Chip Select 0 Output |
|  |  | 0 |  |  |  |
|  | 5 |  | P6.4 | CS4 | Chip Select 4 Output |
|  | 6 | 1 | P6.5 HOLD |  | External Master Hold Request Input |
|  | 7 | 0 | P6.6 HLDA |  | Hold Acknowledge OutputBus Request Output |
|  | 8 | 0 | P6.7 | BREQ |  |
| P8.0-P8.7 | 9-16 | I/O | Port 8 is an 8 -bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). <br> The following Port 8 pins also serve for alternate functions: |  |  |
|  | 9 | I/O | P8.0 | CC16IO | CAPCOM2: CC16 Cap.-In/Comp.Out |
|  |  |  | P8.7 | CC23IO | CAPCOM2: CC23 Cap.-In/Comp.Out |
|  | 16 | I/O |  |  |  |
| P7.0-P7.7 | 19-26 | 1/0 | Port 7 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 7 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or special). The following Port 7 pins also serve for alternate functions: |  |  |
|  | 19 | 0 | P7.0 | POUTO | PWM Channel 0 Output |
|  | ... | ... | ... |  |  |
|  | 22 | 0 | P7.3 | POUT3 | PWM Channel 3 Output |
|  | 23 | 1/O | P7.4 | CC28IO | CAPCOM2: CC28 Cap.-In/Comp.Out |
|  |  |  |  |  |  |

Table 2.1 Pin Definitions and Functions (cont'd)

| Symbol | Pin Number | Input (I) Output (0) | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P5.0-P5.15 | $\begin{aligned} & \hline 27-36 \\ & 39-44 \end{aligned}$ | I | Port 5 is a 16 -bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 also serve as the (up to 16) analog input channels for the A/D converter, where P5.x equals ANx (Analog input channel x ), or they serve as timer inputs: |  |  |
|  | 39 | 1 | P5.10 | T6EUD | GPT2 Timer T6 Ext.Up/Down Ctrl.Input |
|  | 40 | 1 | P5.11 | T5EUD | GPT2 Timer T5 Ext.Up/Down Ctrl.Input |
|  | 41 | 1 | P5.12 | T6IN | GPT2 Timer T6 Count Input |
|  | 42 | 1 | P5.13 | T5IN | GPT2 Timer T5 Count Input |
|  | 43 | 1 | P5.14 | T4EUD | GPT1 Timer T4 Ext.Up/Down Ctrl.Input |
|  | 44 | 1 | P5.15 T2EUD GPT1 Timer T2 Ext.Up/Down Ctrr.Input |  |  |
| P2.0-P2.15 | $47-54$ $57-64$ | 1/0 | Port 2 is a 16 -bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). <br> The following Port 2 pins also serve for alternate functions: |  |  |
|  | 47 | I/O | P2.0 | CCOIO | CAPCOM: CCO Cap.-In/Comp.Out |
|  | ... | ... | ... | $\ldots$ |  |
|  | 54 | I/O | P2.7 | CC7IO | CAPCOM: CC7 Cap.-In/Comp.Out |
|  | 57 | I/O | P2.8 | CC8IO | CAPCOM: CC8 Cap.-In/Comp.Out, |
|  |  | I |  | EXOIN | Fast External Interrupt 0 Input |
|  | - | - | $\cdots$ | $\cdots$ | CAPCOM: CC15 Cap In/Comp Out, |
|  | 64 | I/O | P2.15 | CC15IO | CAPCOM: CC15 Cap.-In/Comp.Out, |
|  |  | 1 |  | EX7IN | Fast External Interrupt 7 Input |
|  |  | 1 |  | T7IN | CAPCOM2 Timer T7 Count Input |

Table 2.1 Pin Definitions and Functions (cont'd)

| Symbol | Pin Number | Input (I) Output (0) | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { P3.0- } \\ & \text { P3.13, } \\ & \text { P3.15 } \end{aligned}$ | $\begin{array}{\|c} \hline 65-70, \\ 73-80, \\ 81 \end{array}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & 1 / O \end{aligned}$ | Port 3 is a 15 -bit (P3.14 is missing) bidirectional I/O port. It is bitwise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special). <br> The following Port 3 pins also serve for alternate functions: |  |  |
|  | 65 | 1 | P3.0 | TOIN | CAPCOM Timer T0 Count Input |
|  | 66 | 0 | P3. 1 | T6OUT | GPT2 Timer T6 Toggle Latch Output |
|  | 67 | 1 | P3.2 | CAPIN | GPT2 Register CAPREL Capture Input |
|  | 68 | 0 | P3.3 | T3OUT | GPT1 Timer T3 Toggle Latch Output |
|  | 69 | 1 | P3.4 | T3EUD | GPT1 Timer T3 Ext.Up/Down Ctrl.Input |
|  | 70 | 1 | P3.5 | T4IN | GPT1 Timer T4 Input for Count/Gate/Reload/Capture |
|  | 73 | 1 | P3.6 | T3IN | GPT1 Timer T3 Count/Gate Input |
|  | 74 | I | P3.7 | T2IN | GPT1 Timer T2 Input for Count/Gate/Reload/Capture |
|  | 75 | I/O | P3.8 | MRST | SSC Master-Rec./Slave-Transmit I/O |
|  | 76 | 1/0 | P3.9 | MTSR | SSC Master-Transmit/Slave-Rec. O/I |
|  | 77 | 0 | P3.10 | T×D0 | ASC0 Clock/Data Output (Asyn./Syn.) |
|  | 78 | 1/0 | P3.11 | $\mathrm{R} \times \mathrm{D} 0$ | ASCO Data Input (Asyn.) or I/O (Syn.) |
|  | 79 | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \end{aligned}$ | P3.12 | BHE <br> WRH | Ext. Memory High Byte Enable Signal, Ext. Memory High Byte Write Strobe |
|  | 80 | I/O | P3.13 | SCLK | SSC Master Clock Outp./Slave Cl. Inp. |
|  | 81 | 0 | P3.15 | CLKOUT | System Clock Output (=CPU Clock) |
| P4.0 -P4.7 | 85-92 | I/O | Port 4 is an 8 -bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port 4 can be used to output the segment address lines: |  |  |
|  | 85 | 0 | P4.0 | A16 <br> A21 <br> CAN_RxD | Least Significant Segment Addr. Line Segment Address Line, CAN Receive Data Input |
|  | 90 | 0 |  |  |  |
|  |  | 1 |  |  |  |
|  | 91 | 0 | P4.6 | CAN_RxD | CAN Receive Data Input Segment Address Line, |
|  |  | 0 |  | CAN_TxD | Segment Address Line, CAN Transmit Data Output |
|  | 92 | 0 | P4.7 A23 Most Significant Segment Addr. Line |  |  |
| $\overline{\mathrm{RD}}$ | 95 | 0 | External Memory Read Strobe. $\overline{\mathrm{RD}}$ is activated for every external instruction or data read access. |  |  |

Table 2.1 Pin Definitions and Functions (cont'd)

| Symbol | Pin Number | Input (I) Output (0) | Function |
| :---: | :---: | :---: | :---: |
| WR/WRL | 96 | 0 | External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection. |
| READP | 97 | I | Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level. |
| ALE | 98 | 0 | Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes. |
| EA | 99 | I | External Access Enable pin. A low level at this pin during and after Reset forces the ST10F167 to begin instruction execution out of external memory. A high level forces execution out of the internal Flash Memory. |
| PORTO: <br> POL.O- <br> POL.7, <br> POH.O- <br> POH. 7 | $\begin{gathered} 100-107 \\ 108, \\ 111-117 \end{gathered}$ | I/O | PORTO consists of the two 8-bit bidirectional I/O ports POL and POH . It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into highimpedance state. <br> In case of an external bus configuration, PORTO serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes. <br> Demultiplexed bus modes: <br> Data Path Width:8-bit 16-bit <br> P0L. 0 - POL.7:D0 - D7D0 - D7 <br> POH. 0 - P0H.7:I/O D8-D15 <br> Multiplexed bus modes: <br> Data Path Width:8-bit 16-bit <br> POL. 0 - POL.7:AD0 - AD7AD0 - AD7 <br> P0H. 0 - P0H.7:A8 - A15AD8 - AD15 |

Table 2.1 Pin Definitions and Functions (cont'd)

| Symbol | Pin Number | Input (I) Output (0) | Function |
| :---: | :---: | :---: | :---: |
| PORT1: <br> P1L. 0 - <br> P1L.7, <br> P1H. 0 - <br> P1H. 7 | $\begin{gathered} 118- \\ 125 \\ 128- \\ 135 \\ \\ 132 \\ 133 \\ 134 \\ 135 \end{gathered}$ | $1 / 0$ | PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into highimpedance state. PORT1 is used as the 16 -bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode. <br> The following PORT1 pins also serve for alternate functions: <br> P1H. 4 CC24IO CAPCOM2: CC24 Capture Input <br> P1H. 5 CC25IO CAPCOM2: CC25 Capture Input <br> P1H. 6 CC26IO CAPCOM2: CC26 Capture Input <br> P1H. $7 \quad \mathrm{CC} 271 \mathrm{O}$ CAPCOM2: CC27 Capture Input |
| $\begin{array}{\|l\|} \hline \text { XTAL1 } \\ \text { XTAL2 } \end{array}$ | 138 137 | 0 | XTAL1: Input to the oscillator amplifier and input to the internal clock generator <br> XTAL2: Output of the oscillator amplifier circuit. <br> To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed. |
| RSTIN | 140 | I | Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F167. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\mathrm{ss}}$. |
| RSTOUT | 141 | 0 | Internal Reset Indication Output. This pin is set to a low level when the part is executing, either a hardware, a software or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed. |
| NMI | 142 | 1 | Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the ST10F167 to go into power down mode. If NMT is high, when PWRDN is executed, the part will continue to run in normal mode. <br> If not used, pin NMI should be pulled high externally. |
| $\mathrm{V}_{\text {AREF }}$ | 37 | - | Reference voltage for the A/D converter. |
| $\mathrm{V}_{\text {AGND }}$ | 38 | - | Reference ground for the A/D converter. |
| $\mathrm{V}_{\text {PP }}$ | 84 | - | Flash programming voltage. This pin accepts the programming voltage for the on-chip flash EPROM of the ST10F167. |

Table 2.1 Pin Definitions and Functions (cont'd)

| Symbol | Pin Number | Input (I) Output (0) | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | $\begin{gathered} 46,82, \\ 136 \end{gathered}$ | - | Digital Supply Voltage for internal circuitry: <br> +5 V during normal operation and idle mode. <br> $\geq 2.5 \mathrm{~V}$ during power down mode |
|  | $\begin{array}{\|c\|} \hline 17,56, \\ 72,93, \\ 109,126, \\ 144 \end{array}$ | - | Digital Supply Voltage for port drivers: <br> +5 V during normal operation and idle mode |
| $\mathrm{V}_{\text {ss }}$ | $\begin{gathered} 45,83, \\ 139 \end{gathered}$ | - | Digital Ground for internal circuitry. |
|  | $\begin{array}{\|c} \hline 18,55, \\ 71,94, \\ 110,127, \\ 143 \end{array}$ | - | Digital Ground for port drivers. |

## 3 FUNCTIONAL DESCRIPTION

The architecture of the ST10F167 combines the advantages of both RISC and CISC processors and an advanced peripheral subsystem. The following block diagram gives an overview of the dif-
ferent on-chip components and of the advanced, high bandwidth internal bus structure of the ST10F167.

Figure 3.1 Block Diagram


## 4 MEMORY ORGANIZATION

The memory space of the ST10F167 is configured in a Von-Neumann architecture. Code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The ST10F167 provides 128KBytes of on-chip flash memory.

2 KBytes of on-chip Internal RAM are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2 * 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for other/future members of the ST10 family.

2 KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks or code. The XRAM is accessed like external memory and cannot be used for the system stack or register banks, and is not bit-addressable. The XRAM allows 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.

## 5 EXTERNAL BUS CONTROLLER

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORTO. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable. This gives the choice of a wide range of different types of memories and external peripherals. In addition, different address ranges may be accessed with different bus characteristics. Up to 5 external $\overline{C S}$ signals (4 windows plus default) can be generated in order to save external glue logic. Access to very slow memories is supported via a particular 'Ready' function. A HOLD/HLDA protocol is available for bus arbitration.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines. If an address space of 16 MBytes is used, it outputs all 8 address lines.

## 6 FLASH MEMORY

The ST10F167 provides 128KBytes of on-chip, electrically erasable and re-programmable Flash EPROM. The flash memory is organized in 32 bit wide blocks. This allows double word instructions to be fetched in one machine cycle. The flash memory can be used for both code and data storage. The flash memory is organised into four banks of sizes $8 \mathrm{~K}, 24 \mathrm{~K}, 48 \mathrm{~K}$ and 48 Kbytes (table 6.1). Each of these banks can be erased independently. This prevents unnecessary re-programming of the whole flash memory when only a partial re-programming is required.

The first 32 K bytes of the FLASH memory are located in segment 0 ( 0 h to 007FFFh) during reset, and include the reset and interrupt vectors. The rest of the FLASH memory is mapped in segments 1 and 2 (018000h to 02FFFFh). For flexibility, the first 32 K bytes of the FLASH memory may be remapped to segment 1 (010000h to 017FFFh) during initialization. This allows the interrupt vectors to be programmed from the external memory, while retaining the common routines and constants that are programmed into the FLASH memory.

## Table 6.1 FLASH Memory Bank Organisation

| Bank | Addresses (Segment 0) | Size (bytes) |
| :---: | :--- | :---: |
| 0 | 000000h to 07FFFF and 018000h to 01BFFFh | 48 K |
| 1 | 01C000h to 027FFFh | 48 K |
| 2 | 028000 to 02DFFFh | 24 K |
| 3 | 02E000h to 02FFFFh | 8 K |

### 6.1 Flash Memory Programming And Erasure

The FLASH memory is programmed using the PRESTO F Program Write algorithm. Erasure of the FLASH memory is performed in the program mode using the PRESTO F Erase algorithm.

Timing of the Write/Erase cycles is automatically generated by a programmable timer and comple-
tion is indicated by a flag. A second flag indicates that the $\mathrm{V}_{\text {PP }}$ voltage was correct for the whole programming cycle. This guarantees that a good write/erase operation has been carried out.

The FLASH parameters are detailed below.

## Table 6.2 Flash Parameters

| Parameter | Units | Min | Typical | Max |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Word Programming Time | $\mu$ sec | 12.8 | 12.8 | 1250 |  |
| Bank Erasing Time | sec |  | 0.5 | 30 |  |
| Endurance | cycles | 1000 |  |  |  |
| Flash Vpp | volts | 11.4 |  | 12.6 |  |

### 6.2 Flash Control Register (FCR)

In the standard operation mode, the FLASH memory can be accessed in the same way as the normal mask-programmable on-chip ROM. All, appropriate, direct and indirect addressing modes can be used for reading the FLASH memory.

All programming or erase operations are controlled via a 16-bit register, the FCR. The FCR is not an SFR or GPR. To prevent inadvertent writing to the FLASH memory, the FCR is locked and inactive during the standard operation mode. The FLASH memory writing mode must be entered, before a valid access to the FCR is provided. This is done via a special key code instruction sequence.

The FCR is virtually mapped into the active address space of the Flash memory. It can only be accessed with direct 16-bit (mem) addressing modes. Since the FCR is neither byte, nor bit-addressable, only word operand instructions can be used for FCR accesses. By default, the FCR can be accessed with any even address from 000000h to 07FFFEh and 018000h to 02FFFEh. If the first 32 K byte Block of the FLASH memory is mapped to segment 1, the corresponding even FCR addresses are 010000h to 017FFEh. Note that DPP referencing and DPP contents must be considered for FCR accesses. If an FCR access is attempted via an odd address, an illegal operand access hardware trap will occur.

## FCR

Flash Control Register
Reset Condition: 0000h (Read)
b15 = FWMSET: Flash Writing Mode Set. This bit is set to "1" automatically once the Flash writing mode is entered. To exit from the Flash writing mode, FWMSET must be set to "0". Since only word values can be written to FCR, care must be taken that FWMSET is not cleared inadvertently. Therefore, for any command written to FCR (except for the return to the Flash standard mode),

FWMSET must be set to "1". Reset condition of FWMSET is " 0 ".
b14-b10 = Reserved: these bits are reserved for future development, they must be written to " 0 ".
b9-b8 = BE0,1: Bank erase select. These bits select the Flash memory bank to be erased. The physical addresses of bank 0 depends on the which Flash memory map has been chosen. In Flash operating modes, other than the erasing mode, these bits are not significant. At reset BE1,0 are set to "00".
b7 = WDWW: Word/double word write. This bit determines the word width used for programming operations: 16-bit (WDWW $=0$ ) or 32-bit (WDWW = "1"). In Flash operation modes, other than the programming mode, this bit is not significant. At reset, WDWW is set to " 0 ".
b6-b5 = CKCTL0,1: Flash Timer Clock Control. These two bits control the width (TPRG) of the programming or erase pulses applied to the Flash memory cells during the operation. TPRG varies in an inverse ratio to the clock frequency. To avoid putting the Flash memory under critical stress conditions, the width of one single programming or erase pulse and the programming or erase time, must not exceed defined values. Thus the maximum number of programming or erase attempts, depends on the system clock frequency.

RESET state: 00.
b4 = VPPRIV: $V_{P P}$ Revelation bit. This read-only bit reflects the state of the $\mathrm{V}_{\mathrm{PP}}$ voltage in the Flash writing mode. If VPPRIV is set to "0", this indicates that $\mathrm{V}_{\mathrm{PP}}$ is below the threshold necessary for reliable programming. The normal reaction to this indication is to check the $\mathrm{V}_{\mathrm{PP}}$ power supply and to then repeat the intended operation. If the $\mathrm{V}_{\mathrm{PP}}$ voltage is above a sufficient margin, VPPRIV will be set to "1". The reset state of the VPPRIV bit depends on the state of the external $\mathrm{V}_{\mathrm{PP}}$ voltage at the $\mathrm{V}_{\mathrm{PP}}$ pin.
b3 = FCVPP: Flash $V_{P P}$ control bit. This read-only bit indicates that the $\mathrm{V}_{\mathrm{PP}}$ voltage fell below the valid threshold value during a Flash programming or erase operation. If FCVPP is set to "1" after such an operation has finished, it can mean that the operation was not successful. The $\mathrm{V}_{\text {PP }}$ power supply should be checked and the operation repeated. If FCVPP is set to " 0 ", no critical discontinuity in $V_{\text {PP }}$ occurred. At reset FCVPP is set to "0".
b2 = FBUSY: Flash busy bit. This read-only bit indicates that a Flash programming or erase operation is in progress. FBUSY is set to "1" by hardware, as soon as the programming or erase command is given. At reset FBUSY is set to "0". Note that this bit position is also occupied by the writeonly bit RPROT.
b2 = RPROT: Protection enable bit. This bit set at 1, anded with the OTP protection bit, disables any access to the Flash, by instructions fetched from the external memory space, or from the internal RAM. This write-only bit, is only significant if the general Flash memory protection is enabled. If the protection is enabled, the setting of RPROT determines whether the Flash protection is active (RPROT="1") or inactive (RPROT="0"). RPROT is the only FCR bit which can be modified even in the Flash standard operation mode, but only by an in-

### 6.3 Flash Memory Security

Security and reliability have been enhanced by built-in features: a key code sequence is used to enter the Write/Erase mode preventing false write cycles, a programmable option (set by the programming board) prevents access to the FLASH memory from the internal RAM or from External
struction executed from the Flash memory itself. At reset, RPROT is set to "1". Note that this bit position is also occupied by the read-only bit FBUSY.
b1 = FEE: Flash erase/program selection. This bit selects the Flash write operation to be performed: erase ( $\mathrm{FEE}=$ "1") or programming ( $\mathrm{FEE=}={ }^{\prime \prime}$ "). Together with bits FWE and FWMSET, bit FEE determined the operation mode of the Flash memory. Note that setting bits FWE and FEE causes the corresponding Flash operation mode to be selected but does not launch the execution of the selected operation. If bit FWE was set to " 0 ", the setting of FEE is insignificant. At reset, FEE is set to "0".
b0 = FWE: Flash write/read enable. This bit determines whether FLASH write operations are enabled (FWE=1) or disabled (FWE=0). By definition, a FLASH write operation can be either programming or erasure. Together with bits FEE and FWMSET, bit FWE determines the operation mode of the Flash memory. Note that setting bits FWE and FEE causes the corresponding Flash operation mode to be selected but does not launch the execution of the selected operation. If bit FWE was set to "1", any read access on a Flash memory location means a particular program-verify or erase-verify read operation. Flash write operations are disabled at reset.

Memory. If the security option is set, the FLASH memory can only be accessed from a program within the FLASH memory area. This protection can only be disabled by instructions executed from the FLASH memory.

Figure 6.1 PRESTO F Write Algorithm


Figure 6.2 PRESTO F Erase Algorithm


## 7 CENTRAL PROCESSING UNIT (CPU)

Figure 7.1 CPU Block Diagram


The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. has been added for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the ST10F167's instructions can be executed in one machine cycle. This requires 100 ns at 20 MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized for speed: branches in 2 cycles, a $16 \times 16$ bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. The 'Jump Cache' pipeline optimization, reduces the execution time of repeatedly performed jumps in a loop, from 2 cycles to 1 cycle.

The CPU includes an actual register context. This consists of up to 16 wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.
A system stack of up to 2048 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

An efficient instruction set allows maximum use of the CPU. The instruction set is classified into the following groups:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction


## 8 INTERRUPT SYSTEM

With an interrupt response time from 250ns to 600 ns (in the case of internal program execution), the ST10F167 reacts quickly to the occurrence of non-deterministic events

The architecture of the ST10F167 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In a standard interrupt service, program execution is suspended and a branch to the interrupt vector table is performed. For a PEC service, just one cycle is 'stolen' from the current CPU activity. A PEC service is a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is decremented for each PEC service, except for the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are suited to, for example, the transmission or reception of blocks of data. The

- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes exist.

ST10F167 has 8 PEC channels, each of which of fers fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield, exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs, feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Table 8.1 shows all of the possible ST10F167 interrupt sources and the corresponding hardwarerelated interrupt flags, vectors, vector locations and trap (interrupt) numbers

Table 8.1 Interrupt Sources, Flags, Vector and Trap Numbers

| Source of Interrupt or PEC Service Request | Request Flag | Enable Flag | Interrupt Vector | Vector Location | Trap Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CAPCOM Register 0 | CCOIR | CCOIE | CCOINT | 00'0040h | 10h |
| CAPCOM Register 1 | CC1IR | CC1IE | CC1INT | 00'0044h | 11h |
| CAPCOM Register 2 | CC2IR | CC2IE | CC2INT | 00'0048h | 12h |
| CAPCOM Register 3 | CC3IR | CC3IE | CC3INT | 00'004Ch | 13h |
| CAPCOM Register 4 | CC4IR | CC4IE | CC4INT | 00'0050h | 14h |
| CAPCOM Register 5 | CC5IR | CC5IE | CC5INT | 00'0054h | 15h |
| CAPCOM Register 6 | CC6IR | CC6IE | CC6INT | 00'0058h | 16h |
| CAPCOM Register 7 | CC7IR | CC7IE | CC7INT | 00'005Ch | 17h |
| CAPCOM Register 8 | CC8IR | CC8IE | CC8INT | 00'0060h | 18h |
| CAPCOM Register 9 | CC9IR | CC9IE | CC9INT | 00'0064h | 19h |
| CAPCOM Register 10 | CC10IR | CC10IE | CC10INT | 00'0068h | 1Ah |
| CAPCOM Register 11 | CC11IR | CC11IE | CC11INT | 00'006Ch | 1Bh |
| CAPCOM Register 12 | CC12IR | CC12IE | CC12INT | 00'0070h | 1Ch |
| CAPCOM Register 13 | CC13IR | CC13IE | CC13INT | 00'0074h | 1Dh |
| CAPCOM Register 14 | CC14IR | CC14IE | CC14INT | 00'0078h | 1Eh |
| CAPCOM Register 15 | CC15IR | CC15IE | CC15INT | 00'007Ch | 1Fh |
| CAPCOM Register 16 | CC16IR | CC16IE | CC16INT | 00'00C0h | 30h |
| CAPCOM Register 17 | CC17IR | CC17IE | CC17INT | 00'00C4h | 31h |
| CAPCOM Register 18 | CC18IR | CC18IE | CC18INT | 00'00C8h | 32h |
| CAPCOM Register 19 | CC19IR | CC19IE | CC19INT | 00'00CCh | 33h |
| CAPCOM Register 20 | CC20IR | CC20IE | CC20INT | 00'00D0h | 34h |
| CAPCOM Register 21 | CC21IR | CC21IE | CC21INT | 00'00D4h | 35h |
| CAPCOM Register 22 | CC22IR | CC22IE | CC22INT | 00'00D8h | 36h |
| CAPCOM Register 23 | CC23IR | CC23IE | CC23INT | 00'00DCh | 37h |
| CAPCOM Register 24 | CC24IR | CC24IE | CC24INT | 00'00E0h | 38h |
| CAPCOM Register 25 | CC25IR | CC25IE | CC25INT | 00'00E4h | 39h |
| CAPCOM Register 26 | CC26IR | CC26IE | CC26INT | 00'00E8h | 3Ah |
| CAPCOM Register 27 | CC27IR | CC27IE | CC27INT | 00'00ECh | 3Bh |
| CAPCOM Register 28 | CC28IR | CC28IE | CC28INT | 00'00EOh | 3Ch |
| CAPCOM Register 29 | CC29IR | CC29IE | CC29INT | 00'0110h | 44h |
| CAPCOM Register 30 | CC30IR | CC30IE | CC30INT | 00'0114h | 45h |
| CAPCOM Register 31 | CC31IR | CC31IE | CC31INT | 00'0118h | 46h |
| CAPCOM Timer 0 | TOIR | TOIE | TOINT | 00'0080h | 20h |
| CAPCOM Timer 1 | T1IR | T1IE | T1INT | 00'0084h | 21h |
| CAPCOM Timer 7 | T7IR | T7IE | T7INT | 00'00F4h | 3Dh |
| CAPCOM Timer 8 | T8IR | T8IE | T8INT | 00'00F8h | 3Eh |

Table 8.1 Interrupt Sources, Flags, Vector and Trap Numbers (cont'd)

| Source of Interrupt or PEC Service Request | Request Flag | Enable Flag | Interrupt Vector | Vector Location | Trap Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GPT1 Timer 2 | T2IR | T2IE | T2INT | 00'0088h | 22 h |
| GPT1 Timer 3 | T3IR | T3IE | T3INT | 00'008Ch | 23h |
| GPT1 Timer 4 | T4IR | T4IE | T4INT | 00'0090h | 24h |
| GPT2 Timer 5 | T5IR | T5IE | TSINT | 00'0094h | 25h |
| GPT2 Timer 6 | T6IR | T6IE | T6INT | 00'0098h | 26h |
| GPT2 CAPREL Register | CRIR | CRIE | CRINT | 00'009Ch | 27h |
| A/D Conversion Complete | ADCIR | ADCIE | ADCINT | 00'00A0h | 28h |
| A/D Overrun Error | ADEIR | ADEIE | ADEINT | 00'00A4h | 29h |
| ASCO Transmit | SOTIR | SOTIE | SOTINT | 00'00A8h | 2Ah |
| ASC0 Transmit Buffer | SOTBIR | SOTBIE | SOTBINT | 00'011Ch | 47h |
| ASC0 Receive | SORIR | SORIE | SORINT | 00'00ACh | 2Bh |
| ASC0 Error | SOEIR | SOEIE | SOEINT | 00'00BOh | 2Ch |
| SSC Transmit | SCTIR | SCTIE | SCTINT | 00'00B4h | 2Dh |
| SSC Receive | SCRIR | SCRIE | SCRINT | 00'00B8h | 2 Eh |
| SSC Error | SCEIR | SCEIE | SCEINT | 00'00BCh | 2 Fh |
| PWM Channel 0... 3 | PWMIR | PWMIE | PWMINT | 00'00FCh | 3Fh |
| CAN Interface | XPOIR | XPOIE | XPOINT | 00'0100h | 40h |
| X-Peripheral Node | XP1IR | XP1IE | XP1INT | 00'0104h | 41h |
| X-Peripheral Node | XP2IR | XP2IE | XP2INT | 00'0108h | 42h |
| PLL Unlock | XP3IR | XP3IE | XP3INT | 00'010Ch | 43h |

Note: Two X-Peripheral nodes can accept interrupt requests from integrated X-Bus peripherals. Nodes, where no XPeripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

The ST10F167 provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, 'Hardware Traps'. Hardware traps cause an immediate nonmaskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except
when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts

Table 8.2 shows all of the possible exceptions or error conditions that can arise during run-time.

Table 8.2 Exceptions or Error Conditions During Runtime

| Exception Condition | Trap Flag | Trap Vector | Vector Location | Trap Number | Trap Priority |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reset Functions: <br> -Hardware Reset <br> - Software Reset <br> -Watchdog Timer Overflow |  | $\begin{aligned} & \text { RESET } \\ & \text { RESET } \\ & \text { RESET } \end{aligned}$ | 00'0000h 00'0000h 00'0000h | $\begin{aligned} & 00 \mathrm{~h} \\ & 00 \mathrm{~h} \\ & 00 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \text { III } \\ & \text { III } \\ & \text { III } \end{aligned}$ |
| Class A Hardware Traps: <br> - Non-Maskable Interrupt <br> -Stack Overflow <br> -Stack Underflow | NMI STKOF STKUF | NMITRAP STOTRP STUTRP | 00'0008h 00'0010h 00'0018h | $\begin{aligned} & 02 \mathrm{~h} \\ & 04 \mathrm{~h} \\ & 06 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \text { II } \\ & \text { II } \end{aligned}$ |
| Class B Hardware Traps: <br> -Undefined Opcode <br> -Protected Instruction Fault <br> -lllegal Word Operand Access <br> - lllegal Instruction Access <br> -Illegal External Bus Access | UNDOPC <br> PRTFLT <br> ILLOPA <br> ILLINA <br> ILLBUS | BTRAP BTRAP BTRAP BTRAP BTRAP | 00'0028h <br> 00'0028h <br> 00'0028h <br> 00'0028h <br> 00'0028h | 0Ah <br> OAh <br> OAh <br> OAh <br> OAh | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| Reserved |  |  | [2Ch-3Ch] | [0Bh-0Fh] |  |
| Software Traps <br> -TRAP Instruction |  |  | Any <br> [00'0000h - <br> 00'01FCh] <br> in steps of <br> 4h | $\begin{aligned} & \text { Any } \\ & {[00 \mathrm{~h}-7 \mathrm{Fh}]} \end{aligned}$ | Current CPU Priority |

## 9 CAPTURE/COMPARE (CAPCOM) UNITS

The CAPCOM units support generation and control of timing sequences on up to 32 channels. It has a maximum resolution of 400 ns at 20 MHz system clock. The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers, provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several pre-scaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to the application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Both of the two capture/compare register arrays contain 16 dual purpose capture/compare regis-
ters, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function. Each register has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin (except for CC24...CC27) to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken, based on the selected compare mode.

Table 9.1 Compare Mode Function

| Compare Modes | Function |
| :---: | :--- |
| Mode 0 | Interrupt-only compare mode; <br> several compare interrupts per timer period are possible |
| Mode 1 | Pin toggles on each compare match; <br> several compare events per timer period are possible |
| Mode 2 | Interrupt-only compare mode; <br> only one compare interrupt per timer period is generated |
| Mode 3 | Pin set '1' on match; pin reset '0' on compare time overflow; <br> only one compare event per timer period is generated |
| Double <br> Register Mode | Two registers operate on one pin; pin toggles on each compare match; <br> several compare events per timer period are possible. |

Figure 9.1 CAPCOM Unit Block Diagram


## 10 GENERAL PURPOSE TIMER (GPT) UNIT

The GPT unit is a flexible multifunctional timer/ counter structure. It may be used for many different time-related tasks such as: event timing and counting, pulse width and duty cycle measurements, pulse generation or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer, in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of module GPT1 can be configured individually for one of three basic modes of operation: Timer, Gated Timer, and Counter Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler. Counter Mode allows a timer to be clocked in reference to external events. Pulse width or duty cycle measurement is supported in Gated Timer Mode where the operation of a timer is controlled by the 'gate' level on an external input pin. Each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 400 ns ( $@ 20 \mathrm{MHz}$ CPU clock).

The count direction (up/down) for each timer is programmable by software or may be altered dynamically by an external signal on a port pin (TxEUD) to facilitate, for example, position tracking.

Timers T3 and T4 have output toggle latches (TxOTL) which change their state on each timer overflow/underflow. The state of these latches may be output on port pins (TxOUT) for time-out monitoring by external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture
registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 are captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4, triggered, either by an external signal, or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

With its maximum resolution of 160 ns (@ 20 MHz ), the GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

Figure 10.1 Block Diagram of GPT1


Figure 10.2 Block Diagram of GPT2


## 11 PWM MODULE

The Pulse Width Modulation Module can generate up to four PWM output signals using edge-aligned or centre-aligned PWM. In addition the PWM module can generate PWM burst signals and single shot outputs. The frequency range of the PWM
signals is from 4.8 Hz to 1 MHz (referred to a CPU clock of 20 MHz ), depending on the resolution of the PWM output signal. The level of the output signals is selectable and the PWM module can generate interrupt requests.

## 12 WATCHDOG TIMER

The Watchdog Timer is a fail-safe mechanism. It limits the maximum malfunction time of the controller

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. In this way the chip's start-up procedure is always monitored. The software must be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT

## 13 A/D CONVERTER

A 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip for analog signal measurement. It uses a successive approximation method. The sample time (for loading the capacitors) and conversion time is programmable and can be modified for the external circuitry.

Overrun error detection/protection is provided for the conversion result register (ADDAT). When the result of a previous conversion has not been read from the result register at the time the next conversion is complete, either an interrupt request is generated, or the next conversion is suspended, until the previous result has been read.

For applications which require less than 16 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the ST10F167 supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without soft-
pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a pre-specified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Therefore, time intervals between $25 \mu$ s and 420 ms can be monitored (@ 20 MHz ). The default Watchdog Timer interval after reset is 6.55 ms (@ 20 MHz ).
ware intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without the overhead of interrupt routines for each data transfer.

After each reset and also during normal operation, the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to the changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle. They do not affect the normal operation of the A/D converter.

## 14 SERIAL CHANNELS

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces. An Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC).

ASC0 supports full-duplex asynchronous communication up to 625 KBaud and half-duplex synchronous communication up to 2.5 Mbaud @ 20MHz system clock.
The SSC allows half duplex synchronous communication up to $5 \mathrm{Mbaud} @ 20 \mathrm{MHz}$ system clock.

Two dedicated baud rate generators are used to set up standard baud rates without oscillator tuning. For transmission, reception, and erroneous reception, 3 separate interrupt vectors are provided for each serial channel.

In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distin-
guish address from data bytes has been included (8-bit data + wake up bit mode).

In synchronous mode, the ASCO transmits or receives bytes ( 8 bits) synchronously to a shift clock which is generated by the ASC0. The SSC transmits or receives characters of $2 . . .16$ bits length synchronously to a shift clock. The shift clock can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB, while the ASC0 always shifts the LSB first. A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities have been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. 'framing error detection' recognizes data frames with missing stop bits. An overrun error is generated if the last character received was not read out of the receive buffer register, on the reception of a new character.

## 15 CAN-MODULE

The integrated CAN-Module performs the autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part $B$ (active). The on-chip CAN-Module can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

The module provides full CAN functionality for up to 15 message objects. Message object 15 may be configured for Basic CAN functionality. Both modes provide separate masks for acceptance fil-
tering which allows to accept a number of identifiers in Full CAN mode and also allows to disregard a number of identifiers in Basic CAN mode. All message objects can be updated independent from the other objects and are equipped for the maximum message length of 8 bytes.

The bit timing is derived from the XCLK and is programmable up to a data rate of 1 MBaud . The CAN-Module uses two pins to interface to a bus transceiver.

## 16 PARALLEL PORTS

The ST10F167 provides up to 77 I/O lines which are organized into eight input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/ O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

The input threshold of Port 2, Port 3, Port 7 and Port 8 is selectable (TTL or CMOS like). The special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. PORTO and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/ 19/17...A16 in systems where segmentation is enabled to access more than 64KBytes of memory.Port 2, Port 8 and Port 7 are associated with the capture inputs or compare outputs of the CAPCOM units and/or with the outputs of the PWM module. Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT). Port 5 is used for the analog input channels to the A/D converter or timer control signals.

All port lines that are not used for these alternate functions may be used as general purpose IO lines.

## 17 INSTRUCTION SET SUMMARY

The table below lists the instruction set of the ST10F167. More detailed information such as address modes, instruction operation, parameters for
conditional execution of instructions, opcodes and a detailed description of each instruction can be found in the "ST10 Programming Manual"..

## Table 17.1 Instruction Set

| Mnemonic | Description | Bytes |
| :---: | :---: | :---: |
| ADD(B) | Add word (byte) operands | 2/4 |
| ADDC(B) | Add word (byte) operands with Carry | $2 / 4$ |
| SUB(B) | Subtract word (byte) operands | $2 / 4$ |
| SUBC(B) | Subtract word (byte) operands with Carry | $2 / 4$ |
| MUL(U) | (Un)Signed multiply direct GPR by direct GPR (16-16-bit) | 2 |
| DIV(U) | (Un)Signed divide register MDL by direct GPR (16-/16-bit) | 2 |
| DIVL(U) | (Un)Signed long divide reg. MD by direct GPR (32-/16-bit) | 2 |
| CPL(B) | Complement direct word (byte) GPR | 2 |
| NEG(B) | Negate direct word (byte) GPR | 2 |
| AND(B) | Bitwise AND, (word/byte operands) | $2 / 4$ |
| OR(B) | Bitwise OR, (word/byte operands) | $2 / 4$ |
| XOR(B) | Bitwise XOR, (word/byte operands) | $2 / 4$ |
| BCLR | Clear direct bit | 2 |
| BSET | Set direct bit | 2 |
| BMOV(N) | Move (negated) direct bit to direct bit | 4 |
| BAND, BOR, BXOR | AND/OR/XOR direct bit with direct bit | 4 |
| BCMP | Compare direct bit to direct bit | 4 |
| BFLDH/L | Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data | 4 |
| CMP(B) | Compare word (byte) operands | $2 / 4$ |
| CMPD1/2 | Compare word data to GPR and decrement GPR by 1/2 | $2 / 4$ |
| CMPI1/2 | Compare word data to GPR and increment GPR by 1/2 | $2 / 4$ |
| PRIOR | Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR | 2 |
| SHL / SHR | Shift left/right direct word GPR | 2 |
| ROL / ROR | Rotate left/right direct word GPR | 2 |
| ASHR | Arithmetic (sign bit) shift right direct word GPR | 2 |
| MOV(B) | Move word (byte) data | $2 / 4$ |
| MOVBS | Move byte operand to word operand with sign extension | $2 / 4$ |
| MOVBZ | Move byte operand to word operand. with zero extension | $2 / 4$ |
| JMPA, JMPI, JMPR | Jump absolute/indirect/relative if condition is met | 4 |
| JMPS | Jump absolute to a code segment | 4 |
| J(N)B | Jump relative if direct bit is (not) set | 4 |

Table 17.1 Instruction Set (cont'd)

| Mnemonic |  | Description |
| :--- | :--- | :---: |
| JBC | Jump relative and clear bit if direct bit is set | 4 |
| JNBS | Jump relative and set bit if direct bit is not set | 4 |
| CALLA, CALLI, CALLR | Call absolute/indirect/relative subroutine if condition is met | 4 |
| CALLS | Call absolute subroutine in any code segment | 4 |
| PCALL | Push direct word register onto system stack and call <br> absolute subroutine | 4 |
| TRAP | Call interrupt service routine via immediate trap number | 2 |
| PUSH, POP | Push/pop direct word register onto/from system stack | 2 |
| SCXT | Push direct word register onto system stack and update <br> register with word operand | 4 |
| RET | Return from intra-segment subroutine | 2 |
| RETS | Return from inter-segment subroutine | 2 |
| RETP | Return from intra-segment subroutine and pop direct <br> word register from system stack | 2 |
| RETI | Return from interrupt service subroutine | 2 |
| SRST | Software Reset | 4 |
| IDLE | Enter Idle Mode | 4 |
| PWRDN | Enter Power Down Mode (assumes NMT-pin low) | 4 |
| SRVWDT | Service Watchdog Timer | 4 |
| DISWDT | Disable Watchdog Timer | 4 |
| EINIT | Signify End-of-Initialization on RSTOUT-pin | 4 |
| ATOMIC | Begin ATOMIC sequence | 2 |
| EXTR | Begin EXTended Register sequence | 2 |
| EXTP(R) | Begin EXTended Page (and Register) sequence | $2 / 4$ |
| EXTS(R) | Begin EXTended Segment (and Register) sequence | $2 / 4$ |
| NOP | Null operation | 2 |
|  |  |  |

## 18 BOOTSTRAP LOADER

To activate the Boot-strap loader, a hardware reset with RSTIN pin low and an external pull-up resistor connected to the ALE pin, is applied. This forces the chip into a special test mode. The program execution starts from 1 K bytes ROM, mapped from 0 to 3FF hex which is not accessible in normal execution mode.

This test ROM contains a one-time programmable flash EPROM, loaded with a self-test program plus the Boot-strap loader program. When the Boot-
strap loader mode is activated, an instruction fetch is performed from the test ROM regardless of the configuration selected with the EBC0, EBC1 and BUSACT pins. The reset vector in the test ROM branches to the self-test program, while the NonMaskable Interrupt vector (NMI) branches to the Boot-strap loader routine.

The self-test routine execution time is approximately 10 ms . It terminates with a software reset instruction (SRST), where the chip is restarted ac-
cording to the EBCO, EBC1 and BUSACT pin configurations. The state of the ALE pin is not taken into account for software reset. To trigger the Boot-strap loader program, it is necessary to activate the Non Maskable Interrupt by forcing a low level on the NMI pin before the end of the self-test routine

The identification byte sent by the ST10F167 is D5h. Note that the bootstrap loader of all ST10 devices which include identification registers will return D5h as the identification byte. The startup code loaded with bootstrap loader will dump identification registers for complete chip identification from the host.

## 19 SPECIAL FUNCTION REGISTER OVERVIEW

The following table lists all ST10F167 SFRs in alphabetical order.
Bit-addressable SFRs are marked with the letter "b" in column "Name". SFRs within the Extended SFR-Space (ESFRs) are marked with the letter "E" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Table 19.1 Special Function Register List

| Name | Physical Address | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: |
| ADCIC b | FF98h | CCh | A/D Converter End of Conversion Interrupt Cont Reg | 0000h |
| ADCON b | FFA0h | DOh | A/D Converter Control Register | 0000h |
| ADDAT | FEAOh | 50h | A/D Converter Result Register | 0000h |
| ADDAT2 | FOAOh E | 50h | A/D Converter 2 Result Register | 0000h |
| ADDRSEL1 | FE18h | 0Ch | Address Select Register 1 | 0000h |
| ADDRSEL2 | FE1Ah | 0Dh | Address Select Register 2 | 0000h |
| ADDRSEL3 | FE1Ch | OEh | Address Select Register 3 | 0000h |
| ADDRSEL4 | FE1Eh | OFh | Address Select Register 4 | 0000h |
| ADEIC b | FF9Ah | CDh | A/D Converter Overrun Error Interrupt Control Reg | 0000h |
| BUSCON0 b | FF0Ch | 86h | Bus Configuration Register 0 | 0XX0h |
| BUSCON1 b | FF14h | 8Ah | Bus Configuration Register 1 | 0000h |
| BUSCON2 b | FF16h | 8Bh | Bus Configuration Register 2 | 0000h |
| BUSCON3 b | FF18h | 8Ch | Bus Configuration Register 3 | 0000h |
| BUSCON4 b | FF1Ah | 8Dh | Bus Configuration Register 4 | 0000h |
| CAPREL | FE4Ah | 25h | GPT2 Capture/Reload Register | 0000h |
| CC0 | FE80h | 40h | CAPCOM Register 0 | 0000h |
| CCOIC b | FF78h | BCh | CAPCOM Register 0 Interrupt Control Register | 0000h |
| CC1 | FE82h | 41h | CAPCOM Register 1 | 0000h |
| CC1IC b | FF7Ah | BDh | CAPCOM Register 1 Interrupt Control Register | 0000h |
| CC2 | FE84h | 42h | CAPCOM Register 2 | 0000h |
| CC2IC b | FF7Ch | BEh | CAPCOM Register 2 Interrupt Control Register | 0000h |

Table 19.1 Special Function Register List (cont'd)

| Name | Physical Address | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: |
| CC3 | FE86h | 43h | CAPCOM Register 3 | 0000h |
| CC3IC b | FF7Eh | BFh | CAPCOM Register 3 Interrupt Control Register | 0000h |
| CC4 | FE88h | 44h | CAPCOM Register 4 | 0000h |
| CC4IC b | FF80h | COh | CAPCOM Register 4 Interrupt Control Register | 0000h |
| CC5 | FE8Ah | 45h | CAPCOM Register 5 | 0000h |
| CC5IC b | FF82h | C1h | CAPCOM Register 5 Interrupt Control Register | 0000h |
| CC6 | FE8Ch | 46h | CAPCOM Register 6 | 0000h |
| CC6IC b | FF84h | C2h | CAPCOM Register 6 Interrupt Control Register | 0000h |
| CC7 | FE8Eh | 47h | CAPCOM Register 7 | 0000h |
| CC7IC b | FF86h | C3h | CAPCOM Register 7 Interrupt Control Register | 0000h |
| CC8 | FE90h | 48h | CAPCOM Register 8 | 0000h |
| CC8IC b | FF88h | C4h | CAPCOM Register 8 Interrupt Control Register | 0000h |
| CC9 | FE92h | 49h | CAPCOM Register 9 | 0000h |
| CC9IC b | FF8Ah | C5h | CAPCOM Register 9 Interrupt Control Register | 0000h |
| CC10 | FE94h | 4Ah | CAPCOM Register 10 | 0000h |
| CC10IC b | FF8Ch | C6h | CAPCOM Register 10 Interrupt Control Register | 0000h |
| CC11 | FE96h | 4Bh | CAPCOM Register 11 | 0000h |
| CC11IC b | FF8Eh | C7h | CAPCOM Register 11 Interrupt Control Register | 0000h |
| CC12 | FE98h | 4Ch | CAPCOM Register 12 | 0000h |
| CC12IC b | FF90h | C8h | CAPCOM Register 12 Interrupt Control Register | 0000h |
| CC13 | FE9Ah | 4Dh | CAPCOM Register 13 | 0000h |
| CC13IC b | FF92h | C9h | CAPCOM Register 13 Interrupt Control Register | 0000h |
| CC14 | FE9Ch | 4Eh | CAPCOM Register 14 | 0000h |
| CC14IC b | FF94h | CAh | CAPCOM Register 14 Interrupt Control Register | 0000h |
| CC15 | FE9Eh | 4Fh | CAPCOM Register 15 | 0000h |
| CC15IC b | FF96h | CBh | CAPCOM Register 15 Interrupt Control Register | 0000h |
| CC16 | FE60h | 30h | CAPCOM Register 16 | 0000h |
| CC16IC b | F160h E | B0h | CAPCOM Register 16 Interrupt Control Register | 0000h |
| CC17 | FE62h | 31h | CAPCOM Register 17 | 0000h |
| CC17IC b | F162h E | B1h | CAPCOM Register 17 Interrupt Control Register | 0000h |
| CC18 | FE64h | 32h | CAPCOM Register 18 | 0000h |
| CC18IC b | F164h E | B2h | CAPCOM Register 18 Interrupt Control Register | 0000h |
| CC19 | FE66h | 33h | CAPCOM Register 19 | 0000h |
| CC19IC b | F166h E | B3h | CAPCOM Register 19 Interrupt Control Register | 0000h |
| CC20 | FE68h | 34h | CAPCOM Register 20 | 0000h |
| CC20IC b | F168h E | B4h | CAPCOM Register 20 Interrupt Control Register | 0000h |

ST10F167

Table 19.1 Special Function Register List (cont'd)

| Name |  | Physical Address | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CC21 |  | FE6Ah | 35h | CAPCOM Register 21 | 0000h |
| CC21IC | b | F16Ah E | B5h | CAPCOM Register 21 Interrupt Control Register | 0000h |
| CC22 |  | FE6Ch | 36h | CAPCOM Register 22 | 0000h |
| CC22IC | b | F16Ch E | B6h | CAPCOM Register 22 Interrupt Control Register | 0000h |
| CC23 |  | FE6Eh | 37h | CAPCOM Register 23 | 0000h |
| CC23IC | b | F16Eh E | B7h | CAPCOM Register 23 Interrupt Control Register | 0000h |
| CC24 |  | FE70h | 38h | CAPCOM Register 24 | 0000h |
| CC24IC | b | F170h E | B8h | CAPCOM Register 24 Interrupt Control Register | 0000h |
| CC25 |  | FE72h | 39h | CAPCOM Register 25 | 0000h |
| CC25IC | b | F172h E | B9h | CAPCOM Register 25 Interrupt Control Register | 0000h |
| CC26 |  | FE74h | 3Ah | CAPCOM Register 26 | 0000h |
| CC26IC | b | F174h E | BAh | CAPCOM Register 26 Interrupt Control Register | 0000h |
| CC27 |  | FE76h | 3Bh | CAPCOM Register 27 | 0000h |
| CC27IC | b | F176h E | BBh | CAPCOM Register 27 Interrupt Control Register | 0000h |
| CC28 |  | FE78h | 3Ch | CAPCOM Register 28 | 0000h |
| CC28IC | b | F178h E | BCh | CAPCOM Register 28 Interrupt Control Register | 0000h |
| CC29 |  | FE7Ah | 3Dh | CAPCOM Register 29 | 0000h |
| CC29IC | b | F184h E | C2h | CAPCOM Register 29 Interrupt Control Register | 0000h |
| CC30 |  | FE7Ch | 3Eh | CAPCOM Register 30 | 0000h |
| CC30IC | b | F18Ch E | C6h | CAPCOM Register 30 Interrupt Control Register | 0000h |
| CC31 |  | FE7Eh | 3Fh | CAPCOM Register 31 | 0000h |
| CC31IC | b | F194h E | CAh | CAPCOM Register 31 Interrupt Control Register | 0000h |
| CCM0 | b | FF52h | A9h | CAPCOM Mode Control Register 0 | 0000h |
| CCM1 | b | FF54h | AAh | CAPCOM Mode Control Register 1 | 0000h |
| CCM2 | b | FF56h | ABh | CAPCOM Mode Control Register 2 | 0000h |
| CCM3 | b | FF58h | ACh | CAPCOM Mode Control Register 3 | 0000h |
| CCM4 | b | FF22h | 91h | CAPCOM Mode Control Register 4 | 0000h |
| CCM5 | b | FF24h | 92h | CAPCOM Mode Control Register 5 | 0000h |
| CCM6 | b | FF26h | 93h | CAPCOM Mode Control Register 6 | 0000h |
| CCM7 | b | FF28h | 94h | CAPCOM Mode Control Register 7 | 0000h |
| CP |  | FE10h | 08h | CPU Context Pointer Register | FC00h |
| CRIC | b | FF6Ah | B5h | GPT2 CAPREL Interrupt Control Register | 0000h |
| CSP |  | FE08h | 04h | CPU Code Segment Pointer Register (read only) | 0000h |
| DPOL | b | F100h E | 80h | POL Direction Control Register | 00h |
| DPOH | b | F102h E | 81h | POH Direction Control Register | 00h |
| DP1L | b | F104h E | 82h | P1L Direction Control Register | 00h |

Table 19.1 Special Function Register List (cont'd)

| Name |  | Physical Address | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DP1H | b | F106h E | 83h | P1H Direction Control Register | 00h |
| DP2 | b | FFC2h | E1h | Port 2 Direction Control Register | 0000h |
| DP3 | b | FFC6h | E3h | Port 3 Direction Control Register | 0000h |
| DP4 | b | FFCAh | E5h | Port 4 Direction Control Register | 00h |
| DP6 | b | FFCEh | E7h | Port 6 Direction Control Register | 00h |
| DP7 | b | FFD2h | E9h | Port 7 Direction Control Register | 00h |
| DP8 | b | FFD6h | EBh | Port 8 Direction Control Register | 00h |
| DPP0 |  | FE00h | 00h | CPU Data Page Pointer 0 Register (10 bits) | 0000h |
| DPP1 |  | FE02h | 01h | CPU Data Page Pointer 1 Register (10 bits) | 0001h |
| DPP2 |  | FE04h | 02h | CPU Data Page Pointer 2 Register (10 bits) | 0002h |
| DPP3 |  | FE06h | 03h | CPU Data Page Pointer 3 Register (10 bits) | 0003h |
| EXICON | b | F1C0h E | E0h | External Interrupt Control Register | 0000h |
| MDC | b | FF0Eh | 87h | CPU Multiply Divide Control Register | 0000h |
| MDH |  | FE0Ch | 06h | CPU Multiply Divide Register - High Word | 0000h |
| MDL |  | FE0Eh | 07h | CPU Multiply Divide Register - Low Word | 0000h |
| ODP2 | b | F1C2h E | E1h | Port 2 Open Drain Control Register | 0000h |
| ODP3 | b | F1C6h E | E3h | Port 3 Open Drain Control Register | 0000h |
| ODP6 | b | F1CEh E | E7h | Port 6 Open Drain Control Register | 00h |
| ODP7 | b | F1D2h E | E9h | Port 7 Open Drain Control Register | 00h |
| ODP8 | b | F1D6h E | EBh | Port 8 Open Drain Control Register | 00h |
| ONES |  | FF1Eh | 8Fh | Constant Value 1's Register (read only) | FFFFh |
| POL | b | FF00h | 80h | Port 0 Low Register (Lower half of PORT0) | 00h |
| POH | b | FF02h | 81h | Port 0 High Register (Upper half of PORT0) | 00h |
| P1L | b | FF04h | 82h | Port 1 Low Register (Lower half of PORT1) | 00h |
| P1H | b | FF06h | 83h | Port 1 High Register (Upper half of PORT1) | 00h |
| P2 | b | FFC0h | E0h | Port 2 Register | 0000h |
| P3 | b | FFC4h | E2h | Port 3 Register | 0000h |
| P4 | b | FFC8h | E4h | Port 4 Register (8 bits) | 00h |
| P5 | b | FFA2h | D1h | Port 5 Register (read only) | XXXXh |
| P6 | b | FFCCh | E6h | Port 6 Register (8 bits) | 00h |
| P7 | b | FFD0h | E8h | Port 7 Register (8 bits) | 00h |
| P8 | b | FFD4h | EAh | Port 8 Register (8 bits) | 00h |
| PECC0 |  | FEC0h | 60h | PEC Channel 0 Control Register | 0000h |
| PECC1 |  | FEC2h | 61h | PEC Channel 1 Control Register | 0000h |
| PECC2 |  | FEC4h | 62h | PEC Channel 2 Control Register | 0000h |
| PECC3 |  | FEC6h | 63h | PEC Channel 3 Control Register | 0000h |

Table 19.1 Special Function Register List (cont'd)

| Name | Physical Address | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: |
| PECC4 | FEC8h | 64h | PEC Channel 4 Control Register | 0000h |
| PECC5 | FECAh | 65h | PEC Channel 5 Control Register | 0000h |
| PECC6 | FECCh | 66h | PEC Channel 6 Control Register | 0000h |
| PECC7 | FECEh | 67h | PEC Channel 7 Control Register | 0000h |
| PICON | F1C4h E | E2h | Port Input Threshold Control Register | 0000h |
| PP0 | F038h E | 1Ch | PWM Module Period Register 0 | 0000h |
| PP1 | F03Ah E | 1Dh | PWM Module Period Register 1 | 0000h |
| PP2 | F03Ch E | 1Eh | PWM Module Period Register 2 | 0000h |
| PP3 | F03Eh E | 1Fh | PWM Module Period Register 3 | 0000h |
| PSW b | FF10h | 88h | CPU Program Status Word | 0000h |
| PT0 | F030h E | 18h | PWM Module Up/Down Counter 0 | 0000h |
| PT1 | F032h E | 19h | PWM Module Up/Down Counter 1 | 0000h |
| PT2 | F034h E | 1Ah | PWM Module Up/Down Counter 2 | 0000h |
| PT3 | F036h E | 1Bh | PWM Module Up/Down Counter 3 | 0000h |
| PW0 | FE30h | 18h | PWM Module Pulse Width Register 0 | 0000h |
| PW1 | FE32h | 19h | PWM Module Pulse Width Register 1 | 0000h |
| PW2 | FE34h | 1Ah | PWM Module Pulse Width Register 2 | 0000h |
| PW3 | FE36h | 1Bh | PWM Module Pulse Width Register 3 | 0000h |
| PWMCON0b | FF30h | 98h | PWM Module Control Register 0 | 0000h |
| PWMCON1b | FF32h | 99h | PWM Module Control Register 1 | 0000h |
| PWMIC b | F17Eh E | BFh | PWM Module Interrupt Control Register | 0000h |
| RPOH b | F108h E | 84h | System Startup Configuration Register (Rd. only) | XXh |
| S0BG | FEB4h | 5Ah | Serial Channel 0 Baud Rate Generator Reload Reg | 0000h |
| SOCON b | FFB0h | D8h | Serial Channel 0 Control Register | 0000h |
| S0EIC b | FF70h | B8h | Serial Channel 0 Error Interrupt Control Register | 0000h |
| S0RBUF | FEB2h | 59h | Serial Channel 0 Receive Buffer Register (read only) | XXh |
| SORIC b | FF6Eh | B7h | Serial Channel 0 Receive Interrupt Control Register | 0000h |
| SOTBIC b | F19Ch E | CEh | Serial Channel 0 Transmit Buffer Interrupt Control Register | 0000h |
| S0TBUF | FEB0h | 58h | Serial Channel 0 Transmit Buffer Register (write only) | 00h |
| SOTIC b | FF6Ch | B6h | Serial Channel 0 Transmit Interrupt Control Register | 0000h |
| SP | FE12h | 09h | CPU System Stack Pointer Register | FC00h |
| SSCBR | F0B4h E | 5Ah | SSC Baudrate Register | 0000h |
| SSCCON b | FFB2h | D9h | SSC Control Register | 0000h |
| SSCEIC b | FF76h | BBh | SSC Error Interrupt Control Register | 0000h |
| SSCRB | F0B2h E | 59h | SSC Receive Buffer (read only) | XXXXh |

Table 19.1 Special Function Register List (cont'd)

| Name | Physical Address | 8-Bit <br> Address | Description | Reset Value |
| :---: | :---: | :---: | :---: | :---: |
| SSCRIC | FF74h | BAh | SSC Receive Interrupt Control Register | 0000h |
| SSCTB | F0B0h E | 58h | SSC Transmit Buffer (write only) | 0000h |
| SSCTIC | FF72h | B9h | SSC Transmit Interrupt Control Register | 0000h |
| STKOV | FE14h | OAh | CPU Stack Overflow Pointer Register | FA00h |
| STKUN | FE16h | OBh | CPU Stack Underflow Pointer Register | FC00h |
| SYSCON | FF12h | 89h | CPU System Configuration Register | 0xx0h ${ }^{17}$ |
| T0 | FE50h | 28h | CAPCOM Timer 0 Register | 0000h |
| T01CON | FF50h | A8h | CAPCOM Timer 0 and Timer 1 Control Register | 0000h |
| TOIC | FF9Ch | CEh | CAPCOM Timer 0 Interrupt Control Register | 0000h |
| TOREL | FE54h | 2Ah | CAPCOM Timer 0 Reload Register | 0000h |
| T1 | FE52h | 29h | CAPCOM Timer 1 Register | 0000h |
| T1IC | FF9Eh | CFh | CAPCOM Timer 1 Interrupt Control Register | 0000h |
| T1REL | FE56h | 2Bh | CAPCOM Timer 1 Reload Register | 0000h |
| T2 | FE40h | 20h | GPT1 Timer 2 Register | 0000h |
| T2CON | FF40h | AOh | GPT1 Timer 2 Control Register | 0000h |
| T2IC | FF60h | B0h | GPT1 Timer 2 Interrupt Control Register | 0000h |
| T3 | FE42h | 21h | GPT1 Timer 3 Register | 0000h |
| T3CON | FF42h | A1h | GPT1 Timer 3 Control Register | 0000h |
| T3IC | FF62h | B1h | GPT1 Timer 3 Interrupt Control Register | 0000h |
| T4 | FE44h | 22h | GPT1 Timer 4 Register | 0000h |
| T4CON | FF44h | A2h | GPT1 Timer 4 Control Register | 0000h |
| T4IC | FF64h | B2h | GPT1 Timer 4 Interrupt Control Register | 0000h |
| T5 | FE46h | 23h | GPT2 Timer 5 Register | 0000h |
| T5CON | FF46h | A3h | GPT2 Timer 5 Control Register | 0000h |
| T5IC | FF66h | B3h | GPT2 Timer 5 Interrupt Control Register | 0000h |
| T6 | FE48h | 24h | GPT2 Timer 6 Register | 0000h |
| T6CON | FF48h | A4h | GPT2 Timer 6 Control Register | 0000h |
| T6IC | FF68h | B4h | GPT2 Timer 6 Interrupt Control Register | 0000h |
| T7 | F050h E | 28h | CAPCOM Timer 7 Register | 0000h |
| T78CON | FF20h | 90h | CAPCOM Timer 7 and 8 Control Register | 0000h |
| T7IC | F17Ah E | BEh | CAPCOM Timer 7 Interrupt Control Register | 0000h |
| T7REL | F054h E | 2Ah | CAPCOM Timer 7 Reload Register | 0000h |
| T8 | F052h E | 29h | CAPCOM Timer 8 Register | 0000h |
| T8IC | F17Ch E | BFh | CAPCOM Timer 8 Interrupt Control Register | 0000h |
| T8REL | F056h E | 2Bh | CAPCOM Timer 8 Reload Register | 0000h |
| TFR | FFACh | D6h | Trap Flag Register | 0000h |

Table 19.1 Special Function Register List (cont'd)

| Name | Physical <br> Address | 8-Bit <br> Address | Description | Reset <br> Value |
| :--- | :--- | :--- | :--- | :--- |
| WDT | FEAEh | 57h | Watchdog Timer Register (read only) | 0000 h |
| WDTCON | FFAEh | D7h | Watchdog Timer Control Register | $\left.000 \mathrm{Xh}^{2}\right)$ |
| XPOIC | b | F186h E | C3h | CAN Module Interrupt Control Register |

Notes 1:The system configuration is selected during reset.
2:Bit WDTR indicates a watchdog timer triggered reset.
3:The Interrupt Control Registers XPnIC, control interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

## 20 ELECTRICAL CHARACTERISTICS

### 20.1 Absolute Maximum Ratings

| Ambient temperature under bias ( $\mathrm{T}_{\mathrm{A}}$ ): ST10F167 | $400+85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage temperature ( $\mathrm{T}_{\mathrm{ST}}$ ) | 65 to $+150{ }^{\circ} \mathrm{C}$ |
| Voltage on $V_{\mathrm{DD}}$ pins with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | -0.5 to +6.5 V |
| Voltage on any pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | $-0.30 V_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input current on any pin during overload conditio | -10 to +10 mA |
| Absolute sum of all input currents during overload | $\mid 100 \mathrm{~mA}$ \| |
| Power dissipation....... | 1.5 W |

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{\text {IN }}>V_{\mathrm{DD}}$ or $V_{\mathrm{IN}}<V_{\mathrm{SS}}$ ) the voltage on pins with respect to ground ( $V_{\mathrm{SS}}$ ) must not exceed the values defined by the Absolute Maximum Ratings.

### 20.2 Parameter Interpretation

The parameters listed in the Electrical Characteristics tables, 20.1 to 20.9 , represent the characteristics of the ST10F167 and its demands on the system.

Where the ST10F167 logic provides signals with their respective timing characteristics, the symbol
"CC" for Controller Characteristics, is included in the "Symbol" column.

Where the external system must provide signals with their respective timing characteristics to the ST10F167, the symbol "SR" for System Requirement, is included in the "Symbol" column.

### 20.3 DC Characteristics

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{f}_{\mathrm{CPU}}=20 \mathrm{MHz}$, Reset active, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
Table 20.1 DC Parametric

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Input low voltage (TTL) | $\mathrm{V}_{\text {IL }} \mathrm{SR}$ | -0.5 | $\begin{gathered} \hline 0.2 \mathrm{~V}_{\mathrm{DD}} \\ -0.1 \end{gathered}$ | V | - |
| Input low voltage (Special Threshold) | $\mathrm{V}_{\text {LIS }} \mathrm{SR}$ | -0.5 | 2.0 | V | - |
| Input high voltage, all except RSTIN and XTAL1 (TTL) | $\mathrm{V}_{1 H} \mathrm{SR}$ | $\begin{gathered} 0.2 \mathrm{~V}_{\mathrm{DD}} \\ +0.9 \end{gathered}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input high voltage RSTIN | $\mathrm{V}_{\mathrm{HH}} \mathrm{SR}$ | $0.6 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input high voltage XTAL1 | $\mathrm{V}_{\mathrm{H}_{2} \mathrm{SR}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input high voltage (Special Threshold) | $\mathrm{V}_{\mathrm{HHS}} \mathrm{SR}$ | $\begin{gathered} 0.8 \mathrm{~V}_{\mathrm{DD}} \\ -0.2 \end{gathered}$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | - |
| Input Hysteresis (Special Threshold) | HYS | 400 | - | mV | - |
| Output low voltage (PORTO, PORT1, Port 4, ALE, $\overline{\text { RD, }}$ WR, BHE, CLKOUT, RSTOUT) | $\mathrm{V}_{\text {OL }} \mathrm{CC}$ | - | 0.45 | V | $\mathrm{l}_{\mathrm{oL}}=2.4 \mathrm{~mA}$ |
| Output low voltage <br> (all other outputs) | $\mathrm{V}_{\text {OL, }} \mathrm{CC}$ | - | 0.45 | V | $\mathrm{I}_{\text {LL1 }}=1.6 \mathrm{~mA}$ |
| Output high voltage (PORTO, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT) | $\mathrm{V}_{\mathrm{OH}} \mathrm{CC}$ | $\begin{gathered} 0.9 \mathrm{~V}_{\mathrm{DD}} \\ 2.4 \end{gathered}$ | - | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-500 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-2.4 \mathrm{~mA} \end{aligned}$ |
| Outputhigh voltage ${ }^{1)}$ <br> (all other outputs) | $\mathrm{V}_{\mathrm{OH} 1} \mathrm{CC}$ | $0.9 \mathrm{~V}_{\mathrm{DD}}$ | - | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \end{aligned}$ |
| Input leakage current (Port 5) | $\mathrm{I}_{\mathrm{Oz1}} \mathrm{CC}$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {DD }}$ |
| Input leakage current (all other) | $\mathrm{IOzz}^{\mathrm{C}}$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {DD }}$ |
| Overload current | $\mathrm{I}_{\text {ov }} \mathrm{SR}$ | - | $\pm 5$ | mA | 5) 8) |
| RSTIN pullup resistor | $\mathrm{R}_{\text {RST }} \mathrm{CC}$ | 50 | 250 | k $\Omega$ | - |
| Read/Write inactive current ${ }^{4)}$ | $\mathrm{I}_{\text {RWH }}{ }^{2)}$ | - | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| Read/Write active current ${ }^{4)}$ | $\mathrm{I}_{\text {RWL }}{ }^{3)}$ | -500 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OLmax }}$ |
| ALE inactive current ${ }^{4}$ ) | $\mathrm{I}_{\text {ALEL }}{ }^{2)}$ | - | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OLmax }}$ |
| ALE active current ${ }^{4)}$ | $\mathrm{I}_{\text {ALEH }}{ }^{3)}$ | 500 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| Port 6 inactive current ${ }^{4)}$ | $\mathrm{I}_{\text {P6H }}{ }^{2)}$ | - | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| Port 6 active current ${ }^{4}$ | $\mathrm{P}_{\text {PLL }}{ }^{3)}$ | -500 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OLI max }}$ |

Table 20.1 DC Parametric (cont'd)

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| PORT0 configuration current ${ }^{4)}$ | $\mathrm{IPOH}^{2)}$ | - | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{H} \text { min }}$ |
|  | $\mathrm{I}_{\text {POL }}{ }^{3)}$ | -100 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILmax }}$ |
| XTAL1 input current | $\mathrm{I}_{\text {L }} \mathrm{CC}$ | - | $\pm 20$ | $\mu \mathrm{A}$ | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {DD }}$ |
| Pin capacitance ${ }^{5)}$ (digital inputs/outputs) | $\mathrm{C}_{10} \mathrm{CC}$ | - | 10 | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| Power supply current | ${ }^{\text {cc }}$ | - | $\begin{gathered} 120+ \\ 5 * \mathrm{f}_{\mathrm{CPU}} \end{gathered}$ | mA | $\begin{gathered} \text { RSTIN }=\mathrm{V}_{\mathrm{LL}} \\ \mathrm{f}_{\mathrm{CPU}} \text { in }[\mathrm{MHz}]^{6)} \end{gathered}$ |
| Idle mode supply current | $I_{\text {ID }}$ | - | $\begin{gathered} 40+ \\ 2 * \mathrm{f}_{\mathrm{CPU}} \end{gathered}$ | mA | $\begin{gathered} \begin{array}{c} \text { RSTIN }=V_{1 H 1} \\ \mathrm{f}_{\mathrm{CPU}} \text { in }[\mathrm{MHz}] \end{array}{ }^{6} \end{gathered}$ |
| Power-down mode supply current | IPD | - | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}^{7}$ |
| $V_{\text {PP }}$ Read Current | IPPR | - | 200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{PP}}<\mathrm{V}_{\mathrm{DD}}$ |
| $V_{\text {PP }}$ Write Current | IpPW | - | 50 | mA | at 20 MHz 32 -Bit programming $V_{\text {PP }}=12 \mathrm{~V}$ |
| $V_{\text {PP }}$ during Write/Read | $\mathrm{V}_{\text {PP }}$ | 11.4 | 12.6 | V |  |

Notes 1:This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
2:The maximum current may be drawn while the respective signal line remains inactive.
3:The minimum current must be drawn in order to drive the respective signal line active.
4:This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for $\overline{C S}$ output and the open drain function is not enabled.
5 :Not $100 \%$ tested, guaranteed by design characterization.
6:The supply current is a function of the operating frequency. This dependency is illustrated in the figure below.
These parameters are tested at $V_{\text {DDmax }}$ and 20 MHz CPU clock with all outputs disconnected and all inputs at $V_{\mathrm{IL}}$ or $V_{\mathrm{IH}}$.
7:This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at $V_{\mathrm{DD}}-0.1 \mathrm{~V}$ to $V_{\mathrm{DD}}, V_{\mathrm{REF}}=0 \mathrm{~V}$, all outputs (including pins configured as outputs) disconnected.
8:Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. $\mathrm{V}_{\mathrm{OV}}>\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{OV}}<\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}$ ). The absolute sum of input overload currents on all port pins may not exceed 50 mA .
9:Power Down Current is to be defined.

Figure 20.1 Supply/Idle Current as a Function of Operating Frequency


### 20.4 A/D Converter Characteristics

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$4.0 \mathrm{~V} \leq \mathrm{V}_{\text {AREF }} \leq \mathrm{V}_{\mathrm{DD}}+0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}-0.1 \mathrm{~V} \leq \mathrm{V}_{\text {AGND }} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V}$
Table 20.2 A/D Converter Characteristics

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Analog input voltage range | $\mathrm{V}_{\text {AIN }} \mathrm{SR}$ | $\mathrm{V}_{\text {AGND }}$ | $\mathrm{V}_{\text {AREF }}$ | V | 1) |
| Sample time | $\mathrm{t}_{\text {s }} \quad \mathrm{CC}$ | - | $2 \mathrm{t}_{\text {sc }}$ |  | 2) 4) |
| Conversion time | $\mathrm{t}_{\mathrm{C}} \quad \mathrm{CC}$ | - | $\begin{aligned} & \hline 14 \mathrm{t}_{\mathrm{cC}}+\mathrm{t}_{\mathrm{s}} \\ & +4 \mathrm{TCL} \end{aligned}$ |  | 3) 4) |
| Total unadjusted error | TUE CC | - | $\pm 3$ | LSB | 5) |
| Internal resistance of reference voltage source | $\mathrm{R}_{\text {AREF }} \mathrm{SR}$ | - | $\begin{aligned} & \hline \mathrm{t}_{\mathrm{cc}} / 165 \\ & -0.25 \\ & \hline \end{aligned}$ | $\mathrm{k} \Omega$ | $\left.\mathrm{t}_{\mathrm{Cc}} \mathrm{in}[\mathrm{ns}] 6\right) 7$ ) |
| Internal resistance of analog source | $\mathrm{R}_{\text {ASRC }} \mathrm{SR}$ | - | $\begin{aligned} & \mathrm{t}_{\mathrm{s}} / 330 \\ & -0.25 \end{aligned}$ | k $\Omega$ | $\mathrm{t}_{\mathrm{S}} \mathrm{in}[\mathrm{ns}]$ 2) 7) |
| ADC input capacitance | $\mathrm{C}_{\text {AIN }} \mathrm{CC}$ | - | 33 | pF | 7) |

Sample time and conversion time of the shows the timing calculations.
ST10F167's ADC are programmable. Table 20.3
Table 20.3 Sample and Conversion Time Calculations

| ADCON.15\|14 <br> (ADCTC) | Conversion clock $\mathrm{t}_{\mathrm{cc}}$ | ADCON.13\|12 <br> (ADSTC) | Sample clock $\mathrm{t}_{\mathrm{sc}}$ |
| :---: | :--- | :---: | :---: |
| 00 | TCL *24 | 00 | $\mathrm{t}_{\mathrm{cc}}$ |
| 01 | Reserved, do not use | 01 | $\mathrm{t}_{\mathrm{cc}}{ }^{*} 2$ |
| 10 | TCL ${ }^{*} 96$ | 10 | $\mathrm{t}_{\mathrm{cc}}{ }^{*} 4$ |
| 11 | $\mathrm{TCL}^{*} 48$ | 11 | $\mathrm{t}_{\mathrm{cc}}{ }^{*} 8$ |

Notes 1: $\mathrm{V}_{\text {AIN }}$ may exceed $\mathrm{V}_{\text {AGND }}$ or $\mathrm{V}_{\text {AREF }}$ up to the absolute maximum ratings. However, the conversion result in these cases will be $\mathrm{X} 000_{\mathrm{H}}$ or $\mathrm{X} 3 \mathrm{FF}_{\mathrm{H}}$, respectively.
2:During the sample time the input capacitance $C_{1}$ can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{\mathrm{S}}$. After the end of the sample time $t_{\mathrm{S}}$, changes of the analog input voltage have no effect on the conversion result.
Values for the sample clock $t_{S C}$ depend on programming and can be taken from the table above.
3:This parameter includes the sample time $t_{\mathrm{S}}$, the time for determining the digital result and the time to load the result register with the conversion result.
Values for the conversion clock $\mathrm{t}_{\mathrm{CC}}$ depend on programming and can be taken from the table above.
4:This parameter depends on the ADC control logic. It is not a real maximum value, but rather a
fixum.
$5:$ TUE is tested at $\mathrm{V}_{\text {AREF }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{AGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.9 \mathrm{~V}$. It is guaranteed by design characterization for all other voltages within the defined voltage range.
The specified TUE is guaranteed only if an overload condition (see $I_{\mathrm{OV}}$ specification) occurs on maximum 2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA .
During the reset calibration sequence the maximum TUE may be $\pm 4$ LSB.
6:During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within $t_{\mathrm{CC}}$. The maximum internal resistance results from the programmed conversion timing.
7:Not $100 \%$ tested, guaranteed by design characterization.

### 20.5 AC Characteristics

### 20.5.1 Test Waveforms

Figure 20.2 Input Output Waveforms


AC inputs during testing are driven at 2.4 V for a logic ' 1 ' and 0.4 V for a logic ' 0 '.
Timing measurements are made at VIH min for a logic ' 1 ' and VIL max for a logic ' 0 '.

Figure 20.3 Float Waveforms


For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, but begins to float whena 100 mV change from the loaded $V_{\text {OH }} / V_{\text {OL }}$ level occurs $\left(I_{\mathrm{OH}} / I_{\mathrm{OL}}=20 \mathrm{~mA}\right)$.

### 20.5.2 Definition of Internal Timing

The internal operation of the ST10F167 is controlled by the internal CPU clock fCPU. Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see Figure 20.4).

The CPU clock signal can be generated via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the mechanism used to generate $\mathrm{f}_{\mathrm{CPU}}$. This influence must be taken into consideration when calculating the timings for the ST10F167.

Figure 20.4 Generation Mechanisms for the CPU Clock
Phase Locked Loop Operation


Direct Clock Drive


### 20.5.3 Direct Drive

When pin P0. 15 (POH.7) is low ('0') during reset the on-chip phase locked loop is disabled and the CPU clock is directly driven from the oscillator with the input clock signal.

The frequency of $\mathrm{f}_{\mathrm{CPU}}$ directly follows the frequency of $f_{\text {XTAL }}$ so the high and low time of $f_{\text {CPU }}$ (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock $\mathrm{f}_{\text {XTAL }}$.

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

$$
\begin{aligned}
\mathrm{TCL}_{\min } & =1 / \mathrm{f}_{\mathrm{XTAL}}{ }^{*} D C_{\min } \\
\mathrm{DC} & =\text { duty cycle }
\end{aligned}
$$

For two consecutive TCLs the deviation caused by the duty cycle of $\mathrm{f}_{\mathrm{XTAL}}$ is compensated so the duration of 2 TCL is always $1 / \mathrm{f}_{\text {XTAL }}$. The minimum value $\mathrm{TCL}_{\text {min }}$ therefore has to be used only once for timings that require an odd number of TCLs $(1,3, \ldots)$. Timings that require an even number of TCLs ( $2,4, \ldots$ ) may use the formula:

$$
2 T C L=1 / f_{\text {xTAL }} .
$$

Note:The address float timings in Multiplexed bus mode
( $\mathrm{t}_{11}$ and $\mathrm{t}_{45}$ ) use the maximum duration of TCL
$\left(T C L_{\max }=1 / \mathrm{f}_{\mathrm{XTAL}}\right.$ * $\left.D C_{\max }\right)$ instead of $T C L_{\min }$.

### 20.5.4 Phase Locked Loop

When pin P 0.15 (POH.7) is high (' 1 ') during reset the on-chip phase locked loop is enabled and provides the CPU clock. The PLL multiplies the input frequency by 4 (i.e. $f_{\text {CPU }}=f_{\text {XTAL }}$ * 4). With every fourth transition of $f_{\mathrm{XTAL}}$ the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.
Due to this adaptation to the input clock the frequency of $\mathrm{f}_{\mathrm{CPU}}$ is constantly adjusted so it is locked to $f_{\text {XTAL }}$. The slight variation causes a jitter of $f_{\mathrm{CPU}}$ which also effects the duration of individual TCLs.

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so that it remains locked to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and figure below).

For a period of $\boldsymbol{N}$ *TCL the minimum value is computed using the corresponding deviation $\mathrm{D}_{\boldsymbol{N}}$ :

$$
\begin{aligned}
T C L_{\min } & =T C L_{\text {NOM }} *\left(1-I D_{N} I\right) \S 100 \\
D_{N} & = \pm(4-N / 15)[\%]
\end{aligned}
$$

where $\boldsymbol{N}=$ number of consecutive TCLs and $1 \leq \boldsymbol{N} \leq 40$.

So for a period of 3 TCLs (i.e. $\boldsymbol{N}=3$ ):

$$
\begin{aligned}
\mathrm{D}_{3} & =4-3 / 15 \\
& =3.8 \% \\
\mathrm{TCL}_{\text {min }} & =\mathrm{TCL}_{\text {NOM }} \times(1-3.8 / 100) \\
& =\mathrm{TCL}_{\text {NOM }} \times 0.962 \\
& \left(24.1{\mathrm{nsec} @ \mathrm{f}_{\mathrm{CPU}}}=20 \mathrm{MHz}\right)
\end{aligned}
$$

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.

Figure 20.5 Approximated Maximum PLL Jitter


### 20.5.5 External Clock Drive XTAL1

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
Table 20.4 External Clock Drive Characteristics

| Parameter | Symbol | Direct Drive 1:1 |  | PLL 1:4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | min. | max. |  |
| Oscillator period | $\mathrm{t}_{\text {osc }}$ SR | $50^{1)}$ | 1000 | 200 | 333 | ns |
| High time | $\mathrm{t}_{1} \quad$ SR | 25 | - | 6 | - | ns |
| Low time | $\mathrm{t}_{2} \quad \mathrm{SR}$ | 25 | - | 6 | - | ns |
| Rise time | $\mathrm{t}_{3} \quad \mathrm{SR}$ | - | 10 | - | 10 | ns |
| Fall time | $\mathrm{t}_{4} \quad \mathrm{SR}$ | - | 10 | - | 10 | ns |

${ }^{1)}$ Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.
Figure 20.6 External Clock Drive XTAL1


### 20.5.6 Memory Cycle Variables

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the pro-
grammed memory cycle. The following table describes, how these variables are to be computed.

Table 20.5 Memory Cycle Variable Definition

| Description | Symbol | Values |
| :--- | :--- | :--- |
| ALE Extension | $t_{\mathrm{A}}$ | $\mathrm{TCL}^{*}<$ ALECTL> |
| Memory Cycle Time Waitstates | $t_{\mathrm{C}}$ | $2 \mathrm{TCL}^{*}(15-<\mathrm{MCTC}>)$ |
| Memory Tristate Time | $t_{\mathrm{F}}$ | $2 \mathrm{TCL}^{*}(1-<\mathrm{MTTC}>)$ |

### 20.5.7 Multiplexed Bus

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$C_{\mathrm{L}}$ (for PORT0, PORT1, Port 4, ALE, $\left.\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{CLKOUT}\right)=100 \mathrm{pF}, C_{\mathrm{L}}($ for Port $6, \overline{\mathrm{CS}})=100 \mathrm{pF}$
ALE cycle time $=6 \mathrm{TCL}+2 t_{\mathrm{A}}+t_{\mathrm{C}}+t_{\mathrm{F}}$ ( 150 ns at $20-\mathrm{MHz}$ CPU clock without waitstates)

## Table 20.6 Multiplexed Bus Characteristics

| Parameter | Symbol | $\begin{gathered} \text { Max. CPU Clock } \\ =20 \mathrm{MHz} \end{gathered}$ |  | Variable CPU Clock $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | min. | max. |  |
| ALE high time | $\mathrm{t}_{5} \mathrm{CC}$ | $15+t_{\text {A }}$ | - | TCL-10 + $\mathrm{t}_{\mathrm{A}}$ | - | ns |
| Address setup to ALE | $\mathrm{t}_{6} \mathrm{CC}$ | $0+\mathrm{t}_{\mathrm{A}}$ | - | TCL-25+ $\mathrm{t}_{\mathrm{A}}$ | - | ns |
| Address hold after ALE | $\mathrm{t}_{7} \mathrm{CC}$ | $15+\mathrm{t}_{\mathrm{A}}$ | - | TCL $-10+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE falling edge to RD, WR (with RW-delay) | $\mathrm{t}_{8} \mathrm{CC}$ | $15+\mathrm{t}_{\mathrm{A}}$ | - | TCL- $10+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE falling edge to RD, $\overline{\mathrm{WR}}$ (no RW-delay) | $\mathrm{t}_{9} \mathrm{CC}$ | $-10+t_{\text {A }}$ | - | $-10+t_{\text {A }}$ | - | ns |
| Address float after $\overline{R D}, \overline{W R}$ (with RW-delay) | $\mathrm{t}_{10} \mathrm{CC}$ | - | 5 | - | 5 | ns |
| Address float after $\overline{R D}, \overline{W R}$ (no RW-delay) | $\mathrm{t}_{11} \mathrm{CC}$ | - | 30 | - | TCL + 5 | ns |
| $\overline{\mathrm{RD}}, \mathrm{WR}$ low time (with RW-delay) | $\mathrm{t}_{12} \mathrm{CC}$ | $25+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \text { 2TCL }-25 \\ +\mathrm{t}_{\mathrm{C}} \end{gathered}$ | - | ns |
| $\overline{\mathrm{RD}}, \mathrm{WR}$ low time (no RW-delay) | $\mathrm{t}_{13} \mathrm{CC}$ | $65+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 3 \text { TCL }-10 \\ +\mathrm{t}_{\mathrm{C}} \end{gathered}$ | - | ns |
| $\overline{\mathrm{RD}}$ to valid data in (with RW-delay) | $\mathrm{t}_{14} \mathrm{SR}$ | - | $5+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \text { 2TCL }-45 \\ +t_{\mathrm{C}} \end{gathered}$ | ns |
| $\overline{\mathrm{RD}}$ to valid data in (no RW-delay) | $\mathrm{t}_{15} \mathrm{SR}$ | - | $55+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 3 \text { 3TCL }-20 \\ +t_{\mathrm{C}} \end{gathered}$ | ns |
| ALE low to valid data in | $\mathrm{t}_{16} \mathrm{SR}$ | - | $40+t_{\text {A }}+t_{C}$ | - | $\begin{gathered} 3 T C L-35 \\ +t_{A}+t_{\mathrm{C}} \\ \hline \end{gathered}$ | ns |
| Address to valid data in | $\mathrm{t}_{17} \mathrm{SR}$ | - | $\begin{array}{r} 60 \\ +2 t_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}} \\ \hline \end{array}$ | - | $\begin{aligned} & 4 \mathrm{TCL}-40 \\ & +2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}} \end{aligned}$ | ns |
| Data hold after $\overline{\mathrm{RD}}$ rising edge | $\mathrm{t}_{18} \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Data float after $\overline{\mathrm{RD}}$ | $\mathrm{t}_{19} \mathrm{SR}$ | - | $35+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | ns |
| Data valid to $\overline{W R}$ | $\mathrm{t}_{22} \mathrm{SR}$ | $15+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \mathrm{TCL}-35 \\ +\mathrm{t}_{\mathrm{c}} \end{gathered}$ | - | ns |
| Data hold after $\overline{\mathrm{WR}}$ | $\mathrm{t}_{23} \mathrm{CC}$ | $35+\mathrm{t}_{\mathrm{F}}$ | - | $\begin{gathered} 2 \mathrm{TCL}-15 \\ +\mathrm{t}_{\mathrm{F}} \end{gathered}$ | - | ns |
| ALE rising edge after $\overline{\mathrm{RD}}$, $\overline{W R}$ | $\mathrm{t}_{25} \mathrm{CC}$ | $35+\mathrm{t}_{\mathrm{F}}$ | - | $\begin{gathered} 2 T C L-15 \\ +t_{F} \end{gathered}$ | - | ns |
| Address hold after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $\mathrm{t}_{27} \mathrm{CC}$ | $35+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | - | ns |

Table 20.6 Multiplexed Bus Characteristics (cont'd)

| Parameter | Symbol | $\begin{aligned} & \text { Max. CPU Clock } \\ & =20 \mathrm{MHz} \end{aligned}$ |  | Variable CPU Clock $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | min. | max. |  |
| ALE falling edge to CS | $\mathrm{t}_{38} \mathrm{CC}$ | $-5-t_{A}$ | $10-t_{A}$ | $-5-t_{A}$ | $10-t_{A}$ | ns |
| $\overline{\text { CS }}$ low to Valid Data In | $\mathrm{t}_{39} \mathrm{SR}$ | - | $\begin{gathered} 45 \\ +\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}} \end{gathered}$ | - | $\begin{aligned} & \hline 3 \mathrm{TCL}-30 \\ & +\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}} \\ & \hline \end{aligned}$ | ns |
| CS hold after RD, WR | $\mathrm{t}_{40} \mathrm{CC}$ | $60+\mathrm{t}_{\mathrm{F}}$ | - | $3 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE fall. edge to RdCS, WrCS (with RW delay) | $\mathrm{t}_{42} \mathrm{CC}$ | $20+t_{\text {A }}$ | - | TCL - $5+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE fall. edge to RdCS, WrCS (no RW delay) | $\mathrm{t}_{43} \mathrm{CC}$ | $-5+t_{A}$ | - | $-5+t_{\text {A }}$ | - | ns |
| Address float after RdCS, WrCS (with RW delay) | $\mathrm{t}_{44} \mathrm{CC}$ | - | 0 | - | 0 | ns |
| Address float after RdCS, WrCS (no RW delay) | $\mathrm{t}_{45} \mathrm{CC}$ | - | 25 | - | TCL | ns |
| RdCS to Valid Data In (with RW delay) | $\mathrm{t}_{46} \mathrm{SR}$ | - | $15+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \text { TCL }-35 \\ +t_{\mathrm{C}} \end{gathered}$ | ns |
| RdCS to Valid Data In (no RW delay) | $\mathrm{t}_{47} \mathrm{SR}$ | - | $50+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 3 \text { 3TCL }-25 \\ +t_{c} \end{gathered}$ | ns |
| RdCS, WrCS Low Time (with RW delay) | $\mathrm{t}_{48} \mathrm{CC}$ | $40+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} \hline 2 \mathrm{TCL}-10 \\ +\mathrm{t}_{\mathrm{c}} \\ \hline \end{gathered}$ | - | ns |
| RdCS, WrCS Low Time (no RW delay) | $\mathrm{t}_{49} \mathrm{CC}$ | $65+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 3 \text { TCL }-10 \\ +\mathrm{t}_{\mathrm{C}} \end{gathered}$ | - | ns |
| Data valid to WrCS | $\mathrm{t}_{50} \mathrm{CC}$ | $35+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 T C L-15 \\ +t_{\mathrm{c}} \\ \hline \end{gathered}$ | - | ns |
| Data hold after RdCS | $\mathrm{t}_{51} \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Data float after RdCS | $\mathrm{t}_{52}$ SR | - | $30+\mathrm{t}_{\text {F }}$ | - | $2 \mathrm{TCL}-20+\mathrm{t}_{\mathrm{F}}$ | ns |
| Address hold after RdCS, WrCS | $\mathrm{t}_{54} \mathrm{CC}$ | $30+t_{\text {F }}$ | - | $2 \mathrm{TCL}-20+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| Data hold after WrCS | $\mathrm{t}_{56} \mathrm{CC}$ | $30+t_{\text {F }}$ | - | $2 \mathrm{TCL}-20+\mathrm{t}_{\mathrm{F}}$ | - | ns |

Figure 20.7 External Memory Cycle:Multiplexed Bus, With Read/Write Delay, Normal ALE


Figure 20.8 External Memory Cycle:Multiplexed Bus, With Read/Write Delay, Extended ALE


Figure 20.9 External Memory Cycle:Multiplexed Bus, No Read/Write Delay, Normal ALE


Figure 20.10 External Memory Cycle:Multiplexed Bus, No Read/Write Delay, Extended ALE


### 20.5.8 Demultiplexed Bus

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$C_{\mathrm{L}}($ for PORT0, PORT1, Port 4, ALE, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{CLKOUT})=100 \mathrm{pF}, C_{\mathrm{L}}($ for Port $6, \overline{\mathrm{CS}})=100 \mathrm{pF}$
ALE cycle time $=4 \mathrm{TCL}+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}+\mathrm{t}_{\mathrm{F}}$ ( 100 ns at $20-\mathrm{MHz}$ CPU clock without waitstates)
Table 20.7 Demultiplexed Bus Characteristics

| Parameter | Symbol | Max. CPU Clock$=20 \mathrm{MHz}$ |  | Variable CPU Clock $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | min. | max. |  |
| ALE high time | $\mathrm{t}_{5} \quad \mathrm{CC}$ | $15+\mathrm{t}_{\mathrm{A}}$ | - | TCL - $10+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| Address setup to ALE | $\mathrm{t}_{6} \quad \mathrm{CC}$ | $0+\mathrm{t}_{\mathrm{A}}$ | - | TCL $-25+\mathrm{t}_{\text {A }}$ | - | ns |
| ALE falling edge to $\overline{\text { RD, }}$ WR (with RW-delay) | $\mathrm{t}_{8} \quad \mathrm{CC}$ | $15+\mathrm{t}_{\mathrm{A}}$ | - | $\begin{gathered} \hline \text { TCL - } 10 \\ +\mathrm{t}_{\mathrm{A}} \\ \hline \end{gathered}$ | - | ns |
| ALE falling edge to $\overline{R D}$, WR (no RW-delay) | $\mathrm{t}_{9} \mathrm{CC}$ | $-10+t_{\text {A }}$ | - | $-10+t_{\text {A }}$ | - | ns |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ low time (with RW-delay) | $\mathrm{t}_{12} \mathrm{CC}$ | $25+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \mathrm{TCL}-25 \\ +\mathrm{t}_{\mathrm{c}} \\ \hline \end{gathered}$ | - | ns |
| RD, WR low time (no RW-delay) | $\mathrm{t}_{13} \mathrm{CC}$ | $65+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} \hline 3 \mathrm{TCL}-10 \\ +\mathrm{t}_{\mathrm{c}} \\ \hline \end{gathered}$ | - | ns |
| RD to valid data in (with RW-delay) | $\mathrm{t}_{14} \mathrm{SR}$ | - | $5+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 T C L-45 \\ +\mathrm{t}_{\mathrm{c}} \end{gathered}$ | ns |
| RD to valid data in (no RW-delay) | $\mathrm{t}_{15} \quad \mathrm{SR}$ | - | $55+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} \hline 3 \text { TCL }-20 \\ +\mathrm{t}_{\mathrm{c}} \\ \hline \end{gathered}$ | ns |
| ALE low to valid data in | $\mathrm{t}_{16} \quad \mathrm{SR}$ | - | $\begin{array}{r} 40 \\ +\mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}} \\ \hline \end{array}$ | - | $\begin{gathered} \hline 3 T C L-35 \\ +\mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}} \\ \hline \end{gathered}$ | ns |
| Address to valid data in | $\mathrm{t}_{17} \mathrm{SR}$ | - | $\begin{array}{r} 60 \\ +2 t_{\mathrm{A}}+\mathrm{t}_{\mathrm{c}} \\ \hline \end{array}$ | - | $\begin{array}{r} \hline 4 \mathrm{TCL}-40 \\ +2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}} \\ \hline \end{array}$ | ns |
| Data hold after RD rising edge | $\mathrm{t}_{18} \quad \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Data float after RD rising edge (with RW-delay) | $\mathrm{t}_{20} \quad \mathrm{SR}$ | - | $35+\mathrm{t}_{\text {F }}$ | - | $\begin{gathered} 2 T C L-15 \\ +t_{F} \\ \hline \end{gathered}$ | ns |
| Data float after RD rising edge (no RW-delay) | $\mathrm{t}_{21} \quad \mathrm{SR}$ | - | $15+\mathrm{t}_{\text {F }}$ | - | $\begin{gathered} \hline \text { TCL }-10 \\ +t_{F} \\ \hline \end{gathered}$ | ns |
| Data valid to WR | $\mathrm{t}_{22} \mathrm{CC}$ | $15+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \text { 2TCL }-35 \\ +\mathrm{t}_{\mathrm{c}} \\ \hline \end{gathered}$ | - | ns |
| Data hold after WR | $\mathrm{t}_{24} \quad \mathrm{CC}$ | $15+\mathrm{t}_{\text {F }}$ | - | TCL - $10+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE rising edge after $\overline{\mathrm{RD}}$, WR | $\mathrm{t}_{26} \quad \mathrm{CC}$ | $-10+\mathrm{t}_{\mathrm{F}}$ | - | $\begin{aligned} & -10 \\ & +t_{F} \\ & \hline \end{aligned}$ | - | ns |
| Address hold after $\overline{\mathrm{RD}}, \mathrm{WR}$ | $\mathrm{t}_{28} \quad \mathrm{CC}$ | -2.5+ $\mathrm{t}_{\mathrm{F}}$ | - | -2.5+ $\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE falling edge to $\overline{C S}$ | $\mathrm{t}_{38} \quad \mathrm{CC}$ | -5- $\mathrm{t}_{\mathrm{A}}$ | $10-t_{A}$ | -5- $\mathrm{t}_{\mathrm{A}}$ | $10-\mathrm{t}_{\mathrm{A}}$ | ns |
| CS low to Valid Data In | $\mathrm{t}_{39} \mathrm{SR}$ | - | $\begin{array}{r} 45 \\ +\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}} \\ \hline \end{array}$ | - | $\begin{array}{r} \hline 3 T C L-30 \\ +\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}} \\ \hline \end{array}$ | ns |

Table 20.7 Demultiplexed Bus Characteristics (cont'd)

| Parameter | Symbol | $\begin{aligned} & \text { Max. CPU Clock } \\ & =20 \mathrm{MHz} \end{aligned}$ |  | Variable CPU Clock$1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | min. | max. |  |
| $\overline{\mathrm{CS}}$ hold after RD, WR | $\mathrm{t}_{41} \quad \mathrm{CC}$ | $10+\mathrm{t}_{\mathrm{F}}$ | - | TCL-15 + $\mathrm{t}_{\mathrm{F}}$ | - | ns |
| ALE falling edge to $\overline{\text { RdCS }}$, WrCS (with RW-delay) | $\mathrm{t}_{42} \quad \mathrm{CC}$ | $20+t_{\text {A }}$ | - | TCL-5 + $\mathrm{t}_{\mathrm{A}}$ | - | ns |
| ALE falling edge to RdCS, WrCS (no RW-delay) | $\mathrm{t}_{43} \mathrm{CC}$ | $-5+\mathrm{t}_{\mathrm{A}}$ | - | $-5+t_{\text {A }}$ | - | ns |
| RdCS to Valid Data In (with RW-delay) | $\mathrm{t}_{46} \quad \mathrm{SR}$ | - | $15+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \text { 2TCL }-35 \\ +\mathrm{t}_{\mathrm{c}} \\ \hline \end{gathered}$ | ns |
| RdCS to Valid Data In (no RW-delay) | $\mathrm{t}_{47} \quad \mathrm{SR}$ | - | $50+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} \hline 3 T C L-25 \\ +\mathrm{t}_{\mathrm{c}} \end{gathered}$ | ns |
| RdCS, WrCS Low Time (with RW-delay) | $\mathrm{t}_{48} \quad \mathrm{CC}$ | $40+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 2 \mathrm{TCL}-10 \\ +\mathrm{t}_{\mathrm{c}} \\ \hline \end{gathered}$ | - | ns |
| RdCS, WrCS Low Time (no RW-delay) | $\mathrm{t}_{49} \mathrm{CC}$ | $65+\mathrm{t}_{\mathrm{c}}$ | - | $\begin{gathered} 3 \text { TCL }-10 \\ +\mathrm{t}_{\mathrm{c}} \end{gathered}$ | - | ns |
| Data valid to WrCS | $\mathrm{t}_{50} \quad \mathrm{CC}$ | $35+\mathrm{t}_{\text {c }}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{c}}$ | - | ns |
| Data hold after RdCS | $\mathrm{t}_{51} \quad \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Data float after RdCS (with RW-delay) | $\mathrm{t}_{53} \quad \mathrm{SR}$ | - | $30+\mathrm{t}_{\mathrm{F}}$ | - | $\begin{gathered} 2 T C L-20 \\ +t_{F} \end{gathered}$ | ns |
| Data float after RdCS (no RW-delay) | $\mathrm{t}_{68} \quad \mathrm{SR}$ | - | $5+\mathrm{t}_{\mathrm{F}}$ | - | $\begin{gathered} \hline \text { TCL }-20 \\ +t_{F} \end{gathered}$ | ns |
| Address hold after RdCS, WrCS | $\mathrm{t}_{55} \mathrm{CC}$ | $-10+\mathrm{t}_{\mathrm{F}}$ | - | $\begin{aligned} & -10 \\ & +t_{F} \\ & \hline \end{aligned}$ | - | ns |
| Data hold after WrCS | $\mathrm{t}_{57} \mathrm{CC}$ | $10+\mathrm{t}_{\mathrm{F}}$ | - | TCL-15 + $\mathrm{t}_{\mathrm{F}}$ | - | ns |

Figure 20.11 External Memory Cycle:Demultiplexed Bus, With Read/Write Delay, Normal ALE


Figure 20.12 External Memory Cycle:Demultiplexed Bus, With Read/Write Delay, Extended ALE


Figure 20.13 External Memory Cycle:Demultiplexed Bus, No Read/Write Delay, Normal ALE


Figure 20.14 External Memory Cycle:Demultiplexed Bus, No Read/Write Delay, Extended ALE


### 20.5.9 CLKOUT and READY

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$C_{\mathrm{L}}($ for PORT0, PORT1, Port 4, ALE, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{CLKOUT})=100 \mathrm{pF}, C_{\mathrm{L}}($ for Port $6, \overline{\mathrm{CS}})=100 \mathrm{pF}$
Table 20.8 CLKOUT and READY Characteristics

| Parameter | Symbol | Max. CPU Clock$\text { = } 20 \mathrm{MHz}$ |  | Variable CPU Clock $1 / 2 \mathrm{TCL}=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | min. | max. |  |
| CLKOUT cycle time | $\mathrm{t}_{29} \mathrm{CC}$ | 50 | 50 | 2TCL | 2TCL | ns |
| CLKOUT high time | $\mathrm{t}_{30} \quad \mathrm{CC}$ | 20 | - | TCL-5 | - | ns |
| CLKOUT low time | $\mathrm{t}_{31} \quad \mathrm{CC}$ | 15 | - | TCL - 10 | - | ns |
| CLKOUT rise time | $\mathrm{t}_{32} \quad \mathrm{CC}$ | - | 5 | - | 5 | ns |
| CLKOUT fall time | $\mathrm{t}_{33} \quad \mathrm{CC}$ | - | 10 | - | 10 | ns |
| CLKOUT rising edge to ALE falling edge | $\mathrm{t}_{34} \mathrm{CC}$ | $-5+t_{\text {A }}$ | $10+\mathrm{t}_{\mathrm{A}}$ | $-5+t_{\text {A }}$ | $10+\mathrm{t}_{\mathrm{A}}$ | ns |
| Synchronous READP setup time to CLKOUT | $\mathrm{t}_{35} \quad \mathrm{SR}$ | 30 | - | 30 | - | ns |
| Synchronous READF hold time after CLKOUT | $\mathrm{t}_{36} \quad \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Asynchronous $\overline{R E A D Y}$ low time | $\mathrm{t}_{37} \mathrm{SR}$ | 65 | - | $2 T C L+15$ | - | ns |
| Asynchronous READY setup time ${ }^{1)}$ | $\mathrm{t}_{58} \mathrm{SR}$ | 15 | - | 15 | - | ns |
| Asynchronous READY hold time ${ }^{1)}$ | $\mathrm{t}_{59} \mathrm{SR}$ | 0 | - | 0 | - | ns |
| Async. READY hold time after $\overline{R D}, \overline{W R}$ high (Demultiplexed Bus) ${ }^{2)}$ | $\mathrm{t}_{60} \quad \mathrm{SR}$ | 0 | $\begin{gathered} 0+t_{c} \\ +2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{F}} \\ 2) \end{gathered}$ | 0 | $\begin{gathered} \mathrm{TCL}-25 \\ +\mathrm{t}_{\mathrm{c}}+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{F}} \end{gathered}$ | ns |

Notes 1:These timings are given for test purposes only, in order to assure recognition at a specific clock edge.
2:Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.
The $2 \mathrm{t}_{\mathrm{A}}$ and $2 \mathrm{t}_{\mathrm{C}}$ refer to the next bus cycle, $\mathrm{t}_{\mathrm{F}}$ refers to the current bus cycle.

Figure 20.15 CLKOUT and READY


Notes 1:Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
2:The leading edge of the respective command depends on RW-delay.
3: $\overline{R E A D Y}$ sampled HIGH at this sampling point generates a READY controlled waitstate, READY sampled LOW at this sampling point terminates the currently running bus cycle.
4: $\overline{\text { READY }}$ may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
5:If the Asynchronous READY signal does not fulfil the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfil $t_{37}$ in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note ${ }^{4}$ ).
6:Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.
For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.
7:The next external bus cycle may start here.

### 20.5.10 External Bus Arbitration

$V_{D D}=5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$C_{L}($ for PORTO, PORT1, Port 4, ALE, $\overline{R D}, \overline{W R}, \overline{B H E}, C L K O U T)=100 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}($ for Port $6, \overline{\mathrm{CS}})=100 \mathrm{pF}$
Table 20.9 External Bus Arbitration Characteristics

| Parameter | Symbol | $\begin{aligned} & \text { Max. CPU Clock } \\ & =20 \mathrm{MHz} \end{aligned}$ |  | Variable CPU Clock $1 / 2 T C L=1$ to 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | min. | max. |  |
| HOLD input setup time to CLKOUT | $\mathrm{t}_{61} \quad \mathrm{SR}$ | 35 | - | 35 | - | ns |
| CLKOUT to ALDA high or BREQ low delay | $\mathrm{t}_{62} \quad \mathrm{CC}$ | - | 20 | - | 20 | ns |
| CLKOUT to HLDA low or $\overline{\mathrm{BREQ}}$ high delay | $\mathrm{t}_{63} \quad \mathrm{CC}$ | - | 20 | - | 20 | ns |
| $\overline{C S x}$ release | $\mathrm{t}_{64} \quad \mathrm{CC}$ | - | 20 | - | 20 | ns |
| $\overline{\mathrm{CSx}}$ drive | $\mathrm{t}_{65} \quad \mathrm{CC}$ | -5 | 25 | -5 | 25 | ns |
| Other signals release | $\mathrm{t}_{66} \quad \mathrm{CC}$ | - | 20 | - | 20 | ns |
| Other signals drive | $\mathrm{t}_{67} \quad \mathrm{CC}$ | -5 | 25 | -5 | 25 | ns |

Figure 20.16 External Bus Arbitration, Releasing the Bus


Notes 1:The ST10F167 will complete the currently running bus cycle before granting bus access.
2:This is the first possibility for BREQ to get active.
3 :The CS outputs will be resistive high (pullup) after $t_{64}$.

Figure 20.17 External Bus Arbitration (Regaining the Bus)


Notes 1:This is the last chance for BREQ to trigger the indicated regain-sequence.
Even if $\overline{B R E Q}$ is activated earlier, the regain-sequence is initiated by HOLD going high.
Please note that HOLD may also be deactivated without the ST10F167 requesting the bus.
2:The next ST10F167 driven bus cycle may start here.

## 21 PACKAGE MECHANICAL DATA

Figure 21.1 Package Outline PQFP144 (28 x 28 mm)


## 22 ORDERING INFORMATION

| Salestype | Temperature range | Package |
| :---: | :---: | :---: |
| ST10F167-Q6 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | PQFP144 $(28 \times 28)$ |

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.
©1997 SGS-THOMSON Microelectronics - All rights reserved.
SGS-THOMSON Microelectronics Group of Companies
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

