VERY FAST CMOS 512 / 1K / 2K x 9 BiPORT FIFO

- FIRST-IN-FIRST-OUT MEMORY BASED ARCHITECTURE
- FLEXIBLE x 9 ORGANIZATIONS:
 - MK45H01,11 (512 x 9)
 - MK45H02,12 (1K x 9)
 - MK45H03,13 (2K x 9)
- LOW POWER, HIGH SPEED HCMOS TECHNOLOGY
- ASYNCHRONOUS AND SIMULTANEOUS READ/WRITE
- FULLY EXPANDABLE IN WORD WIDTH AND DEPTH
- EMPTY AND FULL WARNING FLAGS
- RETRANSMIT CAPABILITY
- HALF-FULL FLAG IN SINGLE DEVICE MODE

■ HALF-FULL FLAG **DESCRIPTION**

The MK45H01,11,02,12,03,13 are BiPORT™FIFO memories from SGS-THOMSON Microelectronics, which utilize special two-port memory cell techniques. Specifically, these devices implement a First-In-First-Out (FIFO) algorithm, featuring asynchronous read/write operations, full, empty, and half full status flags, and unlimited expansion capability in both word size and depth. The full and empty flags are provided to prevent data overflow and underflow.

PIN NAMES

W	Write
R	Read
RS	Reset
D0-D8	Data Inputs
Q0-Q8	Data Outputs
FL/RT	First Load / Retransmit
XI	Expansion Input
XO/HF	Expansion Output / Half-full Flag
FF	Full Flag
EF	Empty Flag
V _{CC} , GND	5 Volts, Ground
NC	Not Connected




Figure 1. Pin Connections





Figure 2. Block Diagram



DESCRIPTION (Continued)

The data is loaded and emptied on a first-in-first-out basis, and the latency for retrieval of data is approximately one load (write) cycle. These devices feature a read/write cycle time of only 35ns (28.5MHz).

The reads and writes are internally sequential through the use of separate read and write pointers in a ring counter fashion. Therefore, no address information is required to load or unload data. Data is loaded and unloaded with the use of \overline{W} (write), and \overline{R} (read) input pins. Separate data in (D0-D8) and data out (Q0-Q8) pins allow simultaneous and asynchronous read/write operations, provided the status flags are not protecting against data underflow or overflow.

The main application of these devices is a buffer for sourcing and absorbing data at different rates (e.g., interfacing fast processors and slow peripherals). The MK45HX1, MK45HX2, and MK45HX3 incorporate 9-bit wide data arrays that provide for support control or parity bit functions. This feature is helpful in data communications where the extra parity bit is used for transmission and reception error checking. These devices also offer retransmit (RT) and half-full features in single device or width expansion modes. The retransmit function allows

data to be re-read by resetting the read pointer while not disturbing the write pointer. This is for applications where the FIFO is not full, or is written with less than 512, 1024, or 2048 words.

FUNCTIONAL DESCRIPTION

Unlike conventional shift register based FIFOs, the MK45HX1, MK45HX2, and MK45HX3 employ a memory-based architecture wherein a byte written into the device does not "ripple through". Instead, a byte written into the device is stored in a specific location, where it remains until over-written. The byte can be read and re-read as often as desired in the single device configuration.

Two internal pointers (ring counters) automatically generate the addresses required for each write and read operation. The empty/full flag circuit prevents illogical operations, such as reading un-written bytes (reading while empty) or over-writing un-read bytes (writing while full). Once a byte stored at a given address has been read, it can be over-written. The address pointers automatically loop back to address zero after reaching the final address in the FIFO (512, 1024, or 2048). The empty, half full, and full status of the FIFO is therefore a function of the distance between the pointers, not of their absolute location.

FUNCTIONAL DESCRIPTION (Continued)

As long as the pointers do not catch one another, the FIFO can be written and read continuously without ever becoming full or empty.


Resetting the FIFO simply resets the write and read pointers to location zero. Pulsing retransmit resets the read address pointer without effecting the write address pointer.

With conventional FIFOs, implementation of a larger FIFO is accomplished by cascading individual FIFOs. The penalty of cascading is often unacceptable ripple through delays. The MK45HX1, MK45HX2, and MK45HX3 allow implementation of very large FIFOs with no timing penalties. The memory-based architecture of the device allows the connection of the read, write, data in, and data out lines of the device in parallel. The write and read control circuits of the individual FIFOs are then automatically enabled and disabled through the expansion-in and expansion-out pins.

WRITE MODE

The MK45HXX initiates a Write Cycle (see Figure 3) on the falling edge of the Write Enable control input (\overline{W}) , provided that the Full Flag (\overline{FF}) is not set. Data set-up and hold-time requirements must be satisfied with respect to the rising edge of \overline{W} . The data is stored sequentially and independent of any ongoing Read operations. FF is set during the last valid write as the MK45H03 becomes full. Write operations begun with FF low are inhibited. FF will go high tREF after completion of a valid READ operation. FF will again go low twee from the beginning of a subsequent WRITE operation, provided that a second READ has not been completed (see Figure 5). Writes beginning terw after FF goes high are valid. Writes beginning after FF goes low and more than twel before FF goes high are invalid (ignored). Writes beginning less than twel before FF goes high and less than terw later may or may not occur (be valid), depending on the internal flag status.

Figure 3. Write and Full Flag Waveforms



Write and Full Flag AC Operating Conditions

 $(0^{\circ}C \le T_A \le +70^{\circ}C, V_{CC} = +5V \pm 10\%)$

Symbol	Parameter	-:	25	-	35	-5	50	-65		-12		Unit	Note
		Min.	Max.	J									
two	Write Cycle Time	35		45		65		80		140		ns	
twew	Write Pulse Width	25		35		50		65		120		ns	1
twR	Write Recovery Time	10		10		15		15		20	ı	ns	
t _{DS}	Data Set Up Time	15		18		30		30		40		ns	
t _{DH}	Data Hold Time	0		0		-0		0		0		ns	
twff	W Low to FF Low		25		35		45		60		60	ns	2
t _{FFW}	FF High to Valid Write		10		10		10		10		10	ns	2
taff	R High to FF High		25		35		45		60		60	ns	2
twpi	Write Protect Indeterminant	10		10		10		10		10		ns	2


Notes: 1. Pulse widths less than minimum values are not allowed 2. Measured using equivalent output load circuit

READ MODE

The MK45HXX initiates a Read Cycle (see Figure 4) on the falling edge of Read Enable control input (\overline{R}) , provided that the Empty Flag (\overline{EF}) is not set. In the read mode of operation, the MK45H0X provides fast access to data from 9 of the locations in the static storage array. The data is accessed on a FIFO basis independent of any on-going WRITE operations. After \overline{R} goes high, data outputs will return to a high impedance condition until the next read operation. In the event that all data has been read from the FIFO, the \overline{EF} will go low, and further

READ operations will be inhibited (the data inputs will remain in high impedance). EF will go high twere after completion of a valid WRITE operation. EF will again go low treef from the beginning a subsequent read operation, provided that a second WRITE has not been completed (see Figure 6). Reads beginning terref goes high are valid. Reads begun after EF goes low and more that treef before EF goes high are invalid (ignored). Reads beginning less than treef before EF goes high and less then terref later may or may not occur (be valid) depending on internal flag status.

Figure 4. Read and Empty Flag Waveforms



Read and Empty Flag AC Operating Conditions (0°C \leq T_A \leq +70°C, V_{CC} = +5V \pm 10%)

Symbol	Parameter	-:	25	-:	35		50	-6	55	-12		Linit	Note
	- unumotor	Min.	Max.	0	Note								
t _{RC}	Read Cycle Time	35		45		65		80		140		ns	
tA	Access Time		25		35		50		65		120	ns	2
t _{RR}	Read Recovery Time	10		10		15		15		20		ns	
t _{RPW}	Read Pulse Width	25		35		50		65		120		ns	1
t _{RL}	R Low to Low Z	Ò		0		0		0		0		ns	2
t _{DV}	Data Valid from R High	5		5		5	-	5		5		ns	2
t _{RHZ}	R High to High Z		18		20		25		25		35	ns	2
tref	R Low to EF Low		25		35	-	40		60		60	ns	2
tera	EF High to Valid Read		10		10		10		10		10	ns	2
tweF	W High to EF High		25		35		45		60		60	ns	2
t _{RPI}	Read Protect Indeterminant	10		10		10		10		10		ns	2

Notes: 1. Pulse widths less than minimum values are not allowed 2. Measured using equivalent output load circuit

Figure 5. Read/Write to Full Flag Waveforms





Figure 6. Write/Read to Empty Flag Waveforms




SGS-THOMSON MICROELECTRONICS

RESET

The MK45HXX is reset (see Figure 7) whenever the Reset pin (\overline{RS}) is in the low state. During a reset, both the internal read and write pointers are set to the first location. Reset is required after power up, before a WRITE operation can begin.

Although neither \overline{W} or \overline{R} need be high when \overline{RS} goes low, both \overline{R} and \overline{W} must be high t_{RSS} before \overline{RS} goes high, and must remain high t_{RSR} afterwards. Refer to the following discussion for the required state of $\overline{FL/RT}$ and \overline{XI} during Reset.

Figure 7. Reset Waveforms



Note: HF, EF and FF may change status during Reset, but flags will be valid at tasc.

Reset AC Operating Conditions (0°C \leq T_A \leq +70°C, V_{CC} = +5V \pm 10%)

Symbol	Parameter	-25		-:	-35		-50		-65		-12		Note
- cysc.		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Unit	,,,,,,
t _{RSC}	Reset Cycle Time	35		45		65		80		140		ns	
t _{RS}	Reset Pulse Width	25		35		50		65		120		ns	1
trsr	Reset Recovery Time	10		10		15		15		20		ns	
t _{RSS}	Reset Set Up Time	25		30		30		45		100		ns	

Note: 1. Pulse widths less than minimum values are not allowed


RETRANSMIT

The MK45HXX can be made to retransmit (re-read previously read data) after the Retransmit pin (RT) is pulsed low (see Figure 8). A Retransmit operation sets the internal read pointer to the first location in the array, but will not affect the position of the write

pointer. \overline{R} must be inactive t_{RTS} before \overline{RT} goes high, and must remain high for t_{RTR} afterwards.

The Retransmit function is particularly useful when blocks of less than the total FIFO depth are performed between Resets. The Retransmit feature is not compatible with Depth Expansion.

Figure 8. Retransmit Waveforms



Note: HF, EF and FF may change status during Retransmit, but flags will be valid at terc.

Retransmit AC Operating Conditions

 $(0^{\circ}C \le T_A \le +70^{\circ}C, V_{CC} = +5V \pm 10\%)$

Symbol	Parameter	-25			35	-50		-65		-12		Unit	Note
Jyniboi	raiametei	Min.	Max.		11010								
tatc	Retransmit Cycle Time	35		45		65		80		140		ns	
t _{RT}	Retransmit Pulse Width	25		35		50		65		120		ns	1
tete	Retransmit Recovery Time	10		10		15		15		20		ns	
t _{RTS}	Retransmit Set Up Time	25		30		30		45		100		ns	

Note: 1. Pulse widths less that minimum values are not allowed

SINGLE DEVICE CONFIGURATION

A single MK45HXX may be used when application requirements are for a depth of the device depth or less. The MK45HXX is placed in the Single Device Configuration mode when the chip is Reset with the Expansion In pin (XI) grounded (see Figure 9).

WIDTH EXPANSION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status Flags (EF and FF) can be detected from any one device. Figure 10 demonstrates an 18-bit word width by using two MK45HXXs. Any word width can be attained by adding additional MK45HXXs. The half full flag (HF) operates the same as in single device configuration.

Figure 9. A Single MK45HXX FIFO Configuration





Figure 10. A Two Device Width Expansion FIFO Configuration



Note: Flag detection is accomplished by monitoring the FF and EF signals on either (any) device used in the width expansion configuration. Do not connect flag output signals together.

HALF FULL FLAG LOGIC


When in single device configuration, the (HF) output acts as an indication of a half full memory. After half of the memory is filled, and at the falling edge of the next write operation, the half full flag (HF) will be set low and remain low until the difference between the write pointer and read pointer is less than or equal to one half the total memory. The half full flag (HF) is then reset by the rising edge of the read operation (see Figure 11).

DEPTH EXPANSION (Daisy Chain)

The MK45HXX can be easily adapted to applications when the requirements are greater than the individual device word depth. Figure 12 demonstrates Depth Expansion using two MK45HXXs. Any depth can be attained by adding additional MK45HXXs.

External logic is needed to generate a composite Full and Empty Flag. This requires the ORing of all the EFs and the ORing of all the FFs (i.e., all must be set to generate the composite FF or EF).

Figure 11. Half Full Flag Waveforms



Half Full Flag AC Operating Conditions

 $(0^{\circ}C \le T_A \le +70^{\circ}C, \ V_{CC} = +5V \pm 10\%)$

Symbol	Parameter	-25		-35		-50		-65		-12		Unit	Note
		Min.	Max.										
twhF	Write Low to Half Full Flag Low		30		35		45		60		60	ns	
tane	Read High to Half Full Flag High		30		35		45		60		60	ns	

The MK45HXX operates in the Depth Expansion configuration after the chip is Reset under the below listed conditions:

- The first device must be designated by grounding the First Load pin (FL). The Retransmit function is not available in the Depth Expansion Mode.
- 2. All other devices must have FL in the high state.
- 3. The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. The Half Full Flag (HF) is disabled in this mode.


EXPANSION TIMING

Figures 13 and 14 illustrate the timing of the Ex-

pansion Out and Expansion In signals. Discussion of Expansion Out/Expansion In timing is provided to clarify how Depth Expansion works. Due to the fact that Expansion Out pins are generally connected only to Expansion In pins, the user does not need to be concerned with the actual timing in a normal Depth Expanded application unless extreme propagation delays exist between the $\overline{\text{XO/Xi}}$ pin pairs.

Expansion Out pulses are the identical to the WRITE and READ signals but; delayed in time by txoL and txoH. The Expansion Out signal is propagated when the last physical location in the memory array is written and again when it is read (Last Read). This is in contrast to when the Full and Empty Flags are activated, which is in response to writing and reading a last available location.


Figure 12. A Two Device Depth Expansion Configuration



When in Depth Expansion mode, a given MK45HXX will begin writing and reading as soon as valid WRITE and READ signals begin, provided FL was grounded at RESET time. A MK45HXX in Depth Expansion mode with FL high at RESET will not begin writing until after an Expansion In pulse occurs.

It will not begin reading until a second Expansion In pulse and the Empty Flag has gone high. Expansion In pulses must occur txIS before the WRITE and READ signals are intended to enable. Minimum Expansion In pulse width, txI, and recovery time, txIR, must be observed.

Figure 13. Expansion Out Waveforms




Expansion Out AC Operating Conditions

 $(0^{\circ}C \le T_A \le +70^{\circ}C, V_{CC} = +5V \pm 10\%)$

Symbol	Parameter	-2	25	Ÿ	35	ų,	0	-6	35	7	2	Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
txoL	Expansion Out Low		25		35		40		55		90	ns	
tхон	Expansion Out High		25		35		40		55		90	ns	

Figure 14. Expansion In Waveforms



Expansion In AC Operating Conditions

 $(0^{\circ}C \le T_A \le +70^{\circ}C, V_{CC} = +5V \pm 10\%)$

Symbol	Parameter	-25		-35		-50		-65		-12		Linit	Note
		Min.	Max.	1 1	14016								
t _{XI}	Expansion in Pulse Width	25		35		45		60		115		ns	1
t _{XIR}	Expansion In Recovery Time	10		10		10		10		10		ns	
txis	Expansion In Setup Time	15		15		15		15		15		ns	

Note: 1. Pulse widths less than minimum values are not allowed

COMPOUND EXPANSION

The two expansion techniques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 15).

BIDIRECTIONAL APPLICATIONS

Applications, which require data buffering between

two systems (each system capable of READ and WRITE operations), can be achieved by pairing MK45HXXs, as shown in Figure 16. Care must be taken to ensure that the appropriate flag is monitored by each system. (i.e., \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). Both Depth Expansion and Width Expansion may be used in this mode.

Figure 15. Compound FIFO Expansion Configuration





Figure 16. Bidirectional FIFO Application



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vı	Voltage on any Pin Relative to Ground	-0.3 to +7	V
TA	Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature	−55 to +125	°C
P _D	Power Dissipation	1	w
lout	Output Current	20	mA

Note: This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this spefication in not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_A \le +70^{\circ}C)$

Symbol	Parameter	Min.	Max.	Units	Note
Vcc	Supply Voltage	4.5	5.5	V	1
GND	Ground	0	0	V	
V _{IH}	Logic 1 All Inputs	2	V _{CC} + 0.3	٧	1,2
V _{IL}	Logic 0 All Inputs	-0.3	0.8	٧	1

Notes: 1. All Voltages are referenced to ground 2. $V_{IH} = 2.5V$ on the RS pin for MK45H01,11, 02,12

DC ELECTRICAL CHARACTERISTICS (0°C ≤ T_A≤+70°C, V_{CC}= +5V± 10%)

Symbol	Parameter	Min.	Max.	Units	Note
I _{CC1}	Average V _{CC} Power Supply Current		120	mA	1
lcc2	Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH})$		12	mA	1
Іссз	Power Down Current (Inputs ≥ V _{CC} -0.2V)		2	mA	1
1 _{fL}	Input Leakage Current (Any Input)	-1	1	μА	2
loL	Output Leakage Current	-10	10	μΑ	3
Vон	Output Logic 1 Voltage (I _{OUT} = -4.0mA)	2.4		V	4
Vol	Output Logic 0 Voltage (I _{OUT} = 8.0mA)		0.4	V	4

Notes: 1. Icc measurements are made with outputs open.

2. Measured with $0.4V \le V_{IN} \le V_{CC}$.

3. $\overline{R} \ge V_{IH}$, $0.4 \ge V_{OUT} \le V_{CC}$.

4. All voltages are referenced to ground.

CAPACITANCE (TA= 25°C, f= 1MHz)

Symbol	Parameter	Тур.	Max.	Unit	Note
C ₁	Capacitance on Input Pins		8	pF	1
C ₀	Capacitance on Output Pins		12	pF	1,2


Notes: 1. This parameter is only sampled and not 100% tested

2. Output buffer deselected


AC TEST CONDITIONS

Parameter	Value	Unit
Input Levels	0 to 3	V
Transition Time	5	ns
Input Signal Timing Reference Level	1.5	V
Output Signal Timing Reference Levels	1.5 and 1.9	V
Ambient Temperature	0 to 70	°C
Supply Voltage	5±10%	V

Figure 17. Equivalent Output Load Circuit



ORDERING INFORMATION



For a list of available options of Package and Speed, refer to the Selector Guide in this Data Book or to the current Memory Shortform Catalogue.

For further information on any aspect of this device, please contact our Sales Office nearest you.