

### M50LPW116

# 16 Mbit (2Mb x8, Boot Block) 3V Supply Low Pin Count Flash Memory

PRELIMINARY DATA

#### ■ SUPPLY VOLTAGE

- V<sub>CC</sub> = 3V to 3.6V for Program, Erase and Read Operations
- V<sub>PP</sub> = 12V for Fast Program and Fast Erase

#### **■ TWO INTERFACES**

- Low Pin Count (LPC) Standard Interface for embedded operation with PC Chipsets.
- Address/Address Multiplexed (A/A Mux) Interface for programming equipment compatibility.

## ■ LOW PIN COUNT (LPC) HARDWARE INTERFACE MODE

- 5 Signal Communication Interface supporting Read and Write Operations
- Hardware Write Protect Pins for Block Protection
- Register Based Read and Write Protection
- 5 Additional General Purpose Inputs for platform design flexibility
- Synchronized with 33 MHz PCI clock

#### ■ BYTE PROGRAMMING TIME

- Single Byte Mode: 10µs (typical)
- Quadruple Byte Mode: 2.5µs (typical)

#### ■ 50 MEMORY BLOCKS

- 1 Boot Block
- 18 Parameter and 31 Main Blocks

#### ■ PROGRAM/ERASE CONTROLLER

- Embedded Byte Program and Block/Chip Erase algorithms
- Status Register Bits
- PROGRAM and ERASE SUSPEND

#### ■ ELECTRONIC SIGNATURE

- Manufacturer Code: 20h
- Device Code: 30h






Figure 1. Logic Diagram (LPC Interface)



February 2003 1/36

Figure 2. Logic Diagram (A/A Mux Interface)




#### DESCRIPTION

The M50LPW116 is a 16 Mbit (2Mb x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (3.0 to 3.6V) supply. For fast programming, and fast erasing, an optional 12V power supply can be used to reduce the programming and the erasing times.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Blocks can be protected individually (except Blocks 15 to 0, which have global protection) to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

The M50LPW116 features an asymmetrical block architecture. It has an array of 50 blocks: 1 Boot Block of 16KBytes, 2 Parameter Blocks of





8KBytes, 1 Main Block of 32KBytes, 30 Main Blocks of 64KBytes and 16 Parameter Blocks of 4KBytes.

Two different bus interfaces are supported by the memory. The primary interface is the Low Pin Count (or LPC) Standard Interface. This has been designed to remove the need for the ISA bus in current PC Chipsets; the M50LPW116 acts as the PC BIOS on the Low Pin Count bus for these PC Chipsets.

The secondary interface, the Address/Address Multiplexed (or A/A Mux) Interface, is designed to be compatible with current Flash Programmers for production line programming prior to fitting to a PC Motherboard.

The memory is offered in TSOP40 (10 x 20mm) package and it is supplied with all the bits erased (set to '1').

#### SIGNAL DESCRIPTIONS

There are two different bus interfaces available on this part. The active interface is selected before power-up or during Reset using the Interface Configuration Pin, IC.

The signals for each interface are discussed in the Low Pin Count (LPC) Signal Descriptions section and the Address/Address Multiplexed (A/A Mux) Signal Descriptions section below. The supply signals are discussed in the Supply Signal Descriptions section below.

#### Low Pin Count (LPC) Signal Descriptions

For the Low Pin Count (LPC) Interface see Figure 1, Logic Diagram (LPC Interface), and Table 1, Signal Names (LPC Interface).

The LPC address sequence is 32 bits long. The M50LPW116 responds to addresses mapped to the top of the 4 GByte memory space, from FFFF FFFFh. Address bits A31-A26 must be set to 1. For A25-A23 and A21, refer to Table 2. A22 is set to 1 for array access, and to 0 for register access. A20-A0 are for array addresses.

Input/Output Communications (LAD0-LAD3). All Input and Output Communication with the memory take place on these pins. Addresses and Data for Bus Read and Bus Write operations are encoded on these pins.

Input Communication Frame ( $\overline{\text{LFRAME}}$ ). The Input Communication Frame ( $\overline{\text{LFRAME}}$ ) signals the start of a bus operation. When Input Communication Frame is Low, V<sub>IL</sub>, on the rising edge of the Clock a new bus operation is initiated. If Input Communication Frame is Low, V<sub>IL</sub>, during a bus operation then the operation is aborted. When Input Communication Frame is High, V<sub>IH</sub>, the current bus operation is proceeding or the bus is idle.

Table 1. Signal Names (LPC Interface)

LAD0-LAD3	Input/Output Communications
LFRAME	Input Communication Frame
ID0-ID3	Identification Inputs
GPI0-GPI4	General Purpose Inputs
IC	Interface Configuration
RP	Interface Reset
ĪNIT	CPU Reset
CLK	Clock
TBL	Top Block Lock
WP	Write Protect
RFU	Reserved for Future Use. Leave disconnected.
V <sub>CC</sub>	Supply Voltage
V <sub>PP</sub>	Optional Supply Voltage for Fast Program and Fast Erase Operations
V <sub>SS</sub>	Ground
NC	Not Connected Internally

Identification Inputs (ID0-ID3). The Identification Inputs (ID0-ID3) allow to address up to 16 memories on a bus. The value on addresses A21,A23-A25 is compared to the hardware strapping on the ID0-ID3 pins to select which memory is being addressed. For an address bit to be '1' the correspondent ID pin can be left floating or driven Low, V<sub>IL</sub>; an internal pull-down resistor is included with a value of R<sub>IL</sub>. For an address bit to be '0' the correspondent ID pin must be driven High, VIH; there will be a leakage current of ILI2 through each pin when pulled to V<sub>IH</sub>; see Table 20. By convention the boot memory must have ID0-ID3 pins left floating or driven Low, V<sub>IL</sub> and a '1' value on A21,A23-A25 and all additional memories take sequential ID0-ID3 configuration, as shown in Table 2.

General Purpose Inputs (GPI0-GPI4). The General Purpose Inputs can be used as digital inputs for the CPU to read. The General Purpose Input Register holds the values on these pins. The pins must have stable data from before the start of the cycle that reads the General Purpose Input Register until after the cycle is complete. These pins must not be left to float, they should be driven Low,  $V_{IL}$ , or High,  $V_{IH}$ .

Memory

8

9

10

11

12

13

14

15

16

Number	ID3	ID2	ID1	ID0	A25	A24	A23	A21
1 (Boot)	V <sub>IL</sub> or floating	1	1	1	1			
2	V <sub>IL</sub> or floating	V <sub>IL</sub> or floating	V <sub>IL</sub> or floating	V <sub>IH</sub>	1	1	1	0
3	V <sub>IL</sub> or floating	V <sub>IL</sub> or floating	V <sub>IH</sub>	V <sub>IL</sub> or floating	1	1	0	1
4	V <sub>IL</sub> or floating	V <sub>IL</sub> or floating	V <sub>IH</sub>	V <sub>IH</sub>	1	1	0	0
5	V <sub>IL</sub> or floating	V <sub>IH</sub>	V <sub>IL</sub> or floating	V <sub>IL</sub> or floating	1	0	1	1
6	V <sub>IL</sub> or floating	V <sub>IH</sub>	V <sub>IL</sub> or floating	V <sub>IH</sub>	1	0	1	0
7	V <sub>IL</sub> or floating	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub> or floating	1	0	0	1

 $\mathsf{V}_{\mathsf{IH}}$ 

VIL or floating

V<sub>II</sub> or floating

 $V_{IH}$ 

 $V_{IH}$ 

VIL or floating

VIL or floating

 $V_{IH}$ 

 $V_{IH}$ 

 $V_{\text{IH}}$ 

VIL or floating

 $V_{IH}$ 

VIL or floating

 $V_{IH}$ 

VIL or floating

V<sub>IH</sub>

V<sub>IL</sub> or floating

 $V_{IH}$ 

**Table 2. Memory Identification Input Configuration** 

 $V_{IH}$ 

VIL or floating

VII or floating

VIL or floating

VIL or floating

 $V_{IH}$ 

V<sub>IH</sub>

 $V_{IH}$ 

 $V_{IH}$ 

V<sub>IL</sub> or floating

 $V_{IH}$ 

 $V_{IH}$ 

 $V_{\mathsf{IH}}$ 

 $V_{IH}$ 

 $V_{IH}$ 

 $V_{IH}$ 

 $V_{IH}$ 

 $V_{IH}$ 

Interface Configuration (IC). The Interface Configuration input selects whether the Low Pin Count (LPC) or the Address/Address Multiplexed (A/A Mux) Interface is used. The chosen interface must be selected before power-up or during a Reset and, thereafter, cannot be changed. The state of the Interface Configuration, IC, should not be changed during operation.

To select the Low Pin Count (LPC) Interface the Interface Configuration pin should be left to float or driven Low,  $V_{IL}$ ; to select the Address/Address Multiplexed (A/A Mux) Interface the pin should be driven High,  $V_{IH}$ . An internal pull-down resistor is included with a value of  $R_{IL}$ ; there will be a leakage current of  $I_{LI2}$  through each pin when pulled to  $V_{IH}$ ; see Table 20.

Interface Reset ( $\overline{RP}$ ). The Interface Reset ( $\overline{RP}$ ) input is used to reset the memory. When Interface Reset ( $\overline{RP}$ ) is set Low, V<sub>IL</sub>, the memory is in Reset mode: the outputs are put to high impedance and the current consumption is minimized. When  $\overline{RP}$  is set High, V<sub>IH</sub>, the memory is in normal operation. After exiting Reset mode, the memory enters Read mode.

**CPU Reset (INIT).** The CPU Reset,  $\overline{\text{INIT}}$ , pin is used to Reset the memory when the CPU is reset. It behaves identically to Interface Reset,  $\overline{\text{RP}}$ , and the internal Reset line is the logical OR (electrical AND) of  $\overline{\text{RP}}$  and  $\overline{\text{INIT}}$ .

0

1

1

1

1

0

0

0

O

1

0

0

0

0

0

0

0

0

0

1

1

0

0

1

1

0

0

0

1

0

1

0

1

0

1

0

**Clock (CLK).** The Clock, CLK, input is used to clock the signals in and out of the Input/Output Communication Pins, LAD0-LAD3. The Clock conforms to the PCI specification.

**Top Block Lock (TBL).** The Top Block Lock input is used to prevent the Top Block (Block 49) from being changed. When Top Block Lock, TBL, is set Low,  $V_{IL}$ , Program and Block Erase operations in the Top Block have no effect, regardless of the state of the Lock Register. When Top Block Lock, TBL, is set High,  $V_{IH}$ , the protection of the Block is determined by the Lock Register. The state of Top Block Lock, TBL, does not affect the protection of the other Blocks (Blocks 0 to 48).

Top Block Lock, TBL, must be set prior to a Program or Block Erase operation is initiated and must not be changed until the operation completes or unpredictable results may occur. Care should be taken to avoid unpredictable behavior by changing TBL during Program or Erase Suspend.

Table 3. Signal Names (A/A Mux Interface)

•
Interface Configuration
Address Inputs
Data Inputs/Outputs
Output Enable
Write Enable
Row/Column Address Select
Ready/Busy Output
Interface Reset
Supply Voltage
Optional Supply Voltage for Fast Program and Fast Erase Operations
Ground
Not Connected Internally

Write Protect (WP). The Write Protect input is used to prevent the Blocks 0 to 48 from being changed. When Write Protect, WP, is set Low, V<sub>IL</sub>, Program and Block Erase operations in the Blocks 0 to 48 have no effect, regardless of the state of the Lock Register. When Write Protect, WP, is set High, V<sub>IH</sub>, the protection of the Block is determined by the Lock Register. The state of Write Protect, WP, does not affect the protection of the Top Block (Block 49).

Write Protect,  $\overline{WP}$ , must be set prior to a Program or Block Erase operation is initiated and must not be changed until the operation completes or unpredictable results may occur. Care should be taken to avoid unpredictable behavior by changing  $\overline{WP}$  during Program or Erase Suspend.

**Reserved for Future Use (RFU).** These pins do not have assigned functions in this revision of the part. They must be left disconnected.

### Address/Address Multiplexed (A/A Mux) Signal Descriptions

For the Address/Address Multiplexed (A/A Mux) Interface see Figure 2, Logic Diagram (A/A Mux Interface), and Table 3, Signal Names (A/A Mux Interface).

Address Inputs (A0-A10). The Address Inputs are used to set the Row Address bits (A0-A10) and the Column Address bits (A11-A20). They are latched during any bus operation by the Row/Column Address Select input, RC.

Data Inputs/Outputs (DQ0-DQ7). The Data Inputs/Outputs hold the data that is written to or read from the memory. They output the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine. The Data Inputs/Outputs, DQ0-DQ7, are latched during a Bus Write operation.

Output Enable ( $\overline{G}$ ). The Output Enable,  $\overline{G}$ , controls the Bus Read operation of the memory.

Write Enable ( $\overline{W}$ ). The Write Enable,  $\overline{W}$ , controls the Bus Write operation of the memory's Command Interface.

**Row/Column Address Select (R\overline{\textbf{C}}).** The Row/Column Address Select input selects whether the Address Inputs should be latched into the Row Address bits (A0-A10) or the Column Address bits (A11-A20). The Row Address bits are latched on the falling edge of R $\overline{\textbf{C}}$  whereas the Column Address bits are latched on the rising edge.

Ready/Busy Output (RB). The Ready/Busy pin gives the status of the memory's Program/Erase Controller. When Ready/Busy is Low, V<sub>OL</sub>, the memory is busy with a Program or Erase operation and it will not accept any additional Program or Erase command except the Program/Erase Suspend command. When Ready/Busy is High, V<sub>OH</sub>, the memory is ready for any Read, Program or Erase operation.

#### **Supply Signal Descriptions**

The Supply Signals are the same for both interfaces.

**V<sub>CC</sub> Supply Voltage.** The V<sub>CC</sub> Supply Voltage supplies the power for all operations (Read, Program, Erase etc.).

The Command Interface is disabled when the  $V_{CC}$  Supply Voltage is less than the Lockout Voltage,  $V_{LKO}$ . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/ Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid. After  $V_{CC}$  becomes valid the Command Interface is reset to Read mode.

A 0.1 $\mu$ F capacitor should be connected between the V<sub>CC</sub> Supply Voltage pins and the V<sub>SS</sub> Ground pin to decouple the current surges from the power supply. Both V<sub>CC</sub> Supply Voltage pins must be connected to the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.

477

Table 4. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature (Temperature Range Option 1)	0 to 70	°C
'A	Ambient Operating Temperature (Temperature Range Option 5)	-20 to 85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> (2)	Input or Output Voltage	$-0.6$ to $V_{CC}$ + 0.6	V
Vcc	Supply Voltage	-0.6 to 4	V
V <sub>PP</sub>	Program Voltage	-0.6 to 13	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum Voltage may undershoot to -2V and for less than 20ns during transitions. Maximum Voltage may overshoot to V<sub>CC</sub> +2V and for less than 20ns during transitions.

**Vpp Optional Supply Voltage.** The Vpp Optional Supply Voltage pin is used to select the Fast Program (see the Quadruple Byte Program Command description) and Fast Erase options of the memory and to protect the memory. When Vpp < VppLK Program and Erase operations cannot be performed and an error is reported in the Status Register if an attempt to change the memory contents is made. When Vpp = Vcc Program and Erase operations take place as normal. When Vpp = VppH Fast Program operations (using the Quadruple Byte Program command, 30h, from Table 11) and Fast Erase operations are used. Any other voltage input to Vpp will result in undefined behavior and should not be used.

V<sub>PP</sub> should not be set to V<sub>PPH</sub> for more than 80 hours during the life of the memory.

 $\textbf{V}_{\textbf{SS}}$   $\textbf{Ground.}\ \ \textbf{V}_{\textbf{SS}}$  is the reference for all the voltage measurements.

#### **BUS OPERATIONS**

The two interfaces have similar bus operations but the signals and timings are completely different. The Low Pin Count (LPC) Interface is the usual interface and all of the functionality of the part is available through this interface. Only a subset of functions are available through the Address/Address Multiplexed (A/A Mux) Interface.

Follow the section Low Pin Count (LPC) Bus Operations below and the section Address/ Address Multiplexed (A/A Mux) Interface Bus Operations below for a description of the bus operations on each interface.

#### Low Pin Count (LPC) Bus Operations

The Low Pin Count (LPC) Interface consists of four data signals (LAD0-LAD3), one control line (LFRAME) and a clock (CLK). In addition protection against accidental or malicious data corruption can be achieved using two further signals (TBL and WP). Finally two reset signals (RP and INIT) are available to put the memory into a known state.

The data signals, control signal and clock are designed to be compatible with PCI electrical specifications. The interface operates with clock speeds up to 33MHz.

The following operations can be performed using the appropriate bus cycles: Bus Read, Bus Write, Standby, Reset and Block Protection.

Bus Read. Bus Read operations read from the memory cells, specific registers in the Command Interface or Low Pin Count Registers. A valid Bus Read operation starts when Input Communication Frame, LFRAME, is Low, V<sub>IL</sub>, as Clock rises and the correct Start cycle is on LAD0-LAD3. On the following clock cycles the Host will send the Cycle Type + Dir, Address and other control bits on LAD0-LAD3. The memory responds by outputting Sync data until the wait-states have elapsed followed by Data0-Data3 and Data4-Data7.

See Table 6, and to Figure 4, for a description of the Field definitions for each clock cycle of the transfer. See Table 22, and Figure 9, for details on the timings of the signals.

**Bus Write.** Bus Write operations write to the Command Interface or Low Pin Count Registers. A valid Bus Write operation starts when Input Communication Frame,  $\overline{\text{LFRAME}}$ , is Low,  $V_{\text{IL}}$ , as Clock rises and the correct Start cycle is on LAD0-

**Table 5. Block Addresses** 

Address Range	Block Number	Block Type
1FC000h-1FFFFFh	49	Boot (Top)
1FA000h-1FBFFFh	48	Parameter
1F8000h-1F9FFFh	47	Parameter
1F0000h-1F7FFFh	46	Main
1E0000h-1EFFFFh	45	Main
1D0000h-1DFFFFh	44	Main
1C0000h-1CFFFFh	43	Main
1B0000h-1BFFFFh	42	Main
1A0000h-1AFFFFh	41	Main
190000h-19FFFFh	40	Main
180000h-18FFFFh	39	Main
170000h-17FFFFh	38	Main
160000h-16FFFFh	37	Main
150000h-15FFFFh	36	Main
140000h-14FFFFh	35	Main
130000h-13FFFFh	34	Main
120000h-12FFFFh	33	Main
110000h-11FFFFh	32	Main
100000h-10FFFFh	31	Main
0F0000h-0FFFFh	30	Main
0E0000h-0EFFFh	29	Main
0D0000h-0DFFFh	28	Main
0C0000h-0CFFFh	27	Main
0B0000h-0BFFFFh	26	Main
	1FC000h-1FFFFh 1FA000h-1F9FFh 1F8000h-1F9FFh 1F0000h-1F7FFh 1E0000h-1EFFFh 1D0000h-1DFFFFh 1C0000h-1CFFFh 1B0000h-1BFFFh 1A0000h-1AFFFh 190000h-19FFFh 170000h-17FFFh 150000h-15FFFh 140000h-15FFFh 140000h-14FFFh 120000h-12FFFh 110000h-12FFFh 10000h-17FFFh 10000h-17FFFh	Address Range         Number           1FC000h-1FFFFh         49           1FA000h-1FBFFh         48           1F8000h-1F9FFh         47           1F0000h-1F7FFh         46           1E0000h-1EFFFh         45           1D0000h-1DFFFh         44           1C0000h-1CFFFh         43           1B0000h-1BFFFh         42           1A0000h-19FFFh         40           180000h-19FFFh         39           170000h-17FFFh         38           160000h-16FFFh         37           150000h-15FFFh         36           140000h-14FFFFh         35           130000h-13FFFFh         34           120000h-12FFFFh         33           110000h-11FFFFh         31           0F0000h-0FFFFH         30           0E0000h-0FFFFFh         29           0D0000h-0CFFFFH         28           0C0000h-0CFFFFH         27

64	0A0000h-0AFFFFh	25	Main
64	090000h-09FFFFh	24	Main
64	080000h-08FFFFh	23	Main
64	070000h-07FFFh	22	Main
64	060000h-06FFFFh	21	Main
64	050000h-05FFFFh	20	Main
64	040000h-04FFFFh	19	Main
64	030000h-03FFFFh	18	Main
64	020000h-02FFFFh	17	Main
64	010000h-01FFFFh	16	Main
4	00F000h-00FFFFh	15	Parameter
4	00E000h-00EFFFh	14	Parameter
4	00D000h-00DFFFh	13	Parameter
4	00C000h-00CFFFh	12	Parameter
4	00B000h-00BFFFh	11	Parameter
4	00A000h-00AFFFh	10	Parameter
4	009000h-009FFFh	9	Parameter
4	008000h-008FFFh	8	Parameter
4	007000h-007FFFh	7	Parameter
4	006000h-006FFFh	6	Parameter
4	005000h-005FFFh	5	Parameter
4	004000h-004FFFh	4	Parameter
4	003000h-003FFFh	3	Parameter
4	002000h-002FFFh	2	Parameter
4	001000h-001FFFh	1	Parameter
4	000000h-000FFFh	0	Parameter

Note: For A21 and A23, refer to Table 2. A22 is set to 1.

LAD3. On the following Clock cycles the Host will send the Cycle Type + Dir, Address, other control bits, Data0-Data3 and Data4-Data7 on LAD0-LAD3. The memory outputs Sync data until the wait-states have elapsed.

See Table 7, and to Figure 5, for a description of the Field definitions for each clock cycle of the transfer. See Table 22, and Figure 9, for details on the timings of the signals.

**Bus Abort.** The Bus Abort operation can be used to immediately abort the <u>current bus</u> operation. A Bus Abort occurs when  $\overline{\mathsf{LFRAME}}$  is driven Low,  $\mathsf{V_{IL}}$ , during the bus operation; the memory will tristate the Input/Output Communication pins, LAD0-LAD3.

Note that, during a Bus Write operation, the Command Interface starts executing the command as soon as the data is fully received; a Bus Abort during the final TAR cycles is not guaranteed to abort the command; the bus, however, will be released immediately.


**Standby.** When  $\overline{\text{LFRAME}}$  is High, V<sub>IH</sub>, the memory is put into Standby mode where LAD0-LAD3 are put into a high-impedance state and the Supply Current is reduced to the Standby level, I<sub>CC1</sub>.

**Reset.** During Reset mode all internal circuits are switched off, the memory is deselected and the outputs are put in high-impedance. The memory is in Reset mode when Interface Reset, RP, or CPU Reset, INIT, is Low, V<sub>IL</sub>. RP or INIT must be held

**Table 6. LPC Bus Read Field Definitions** 

Clock Cycle Number	Clock Cycle Count	Field	LAD0- LAD3	Memory I/O	Description
1	1	START	0000b	I	On the rising edge of CLK with LFRAME Low, the contents of LAD0-LAD3 must be 0000b to indicate the start of a LPC cycle.
2	1	CYCTYPE + DIR	0100b	I	Indicates the type of cycle and selects 1-byte reading. Bits 3:2 must be 01b. Bit 1 indicates the direction of transfer: 0b for read. Bit 0 is reset to 0.
3-10	8	ADDR	xxxx	I	A 32-bit address phase is transferred starting with the most significant nibble first. A26-A31 must be set to 1. A22 = 1 for Array, A22 = 0 for registers access. For A21, A23-A25 values, refers to Table 2.
11	1	TAR	1111b	I	The host drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
12	1	TAR	1111b (float)	0	The LPC Flash Memory takes control of LAD0-LAD3 during this cycle.
13-14	2	WSYNC	0101b	0	The LPC Flash Memory drives LAD0-LAD3 to 0101b (short wait-sync) for two clock cycles, indicating that the data is not yet available. Two wait-states are always included.
15	1	RSYNC	0000b	0	The LPC Flash Memory drives LAD0-LAD3 to 0000b, indicating that data will be available during the next clock cycle.
16-17	2	DATA	xxxx	0	Data transfer is two CLK cycles, starting with the least significant nibble.
18	1	TAR	1111b	0	The LPC Flash Memory drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
19	1	TAR	1111b (float)	N/A	The LPC Flash Memory floats its outputs, the host takes control of LAD0-LAD3.


Figure 4. LPC Bus Read Waveforms



**Table 7. LPC Bus Write Field Definitions** 

Clock Cycle Number	Clock Cycle Count	Field	LAD0- LAD3	Memory I/O	Description
1	1	START	0000b	ı	On the rising edge of CLK with LFRAME Low, the contents of LAD0-LAD3 must be 0000b to indicate the start of a LPC cycle.
2	1	CYCTY PE + DIR	011Xb	I	Indicates the type of cycle. Bits 3:2 must be 01b. Bit 1 indicates the direction of transfer: 1b for write. Bit 0 is don't care (X).
3-10	8	ADDR	xxxx	I	A 32-bit address phase is transferred starting with the most significant nibble first. A26-A31 must be set to 1. A22 = 1 for Array, A22 = 0 for registers access. For A21, A23-A25 values, refers to Table 2.
11-12	2	DATA	XXXX	I	Data transfer is two cycles, starting with the least significant nibble.
13	1	TAR	1111b	I	The host drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
14	1	TAR	1111b (float)	0	The LPC Flash Memory takes control of LAD0-LAD3 during this cycle.
15	1	SYNC	0000b	0	The LPC Flash Memory drives LAD0-LAD3 to 0000b, indicating it has received data or a command.
16	1	TAR	1111b	0	The LPC Flash Memory drives LAD0-LAD3 to 1111b, indicating a turnaround cycle.
17	1	TAR	1111b (float)	N/A	The LPC Flash Memory floats its outputs and the host takes control of LAD0-LAD3.

Figure 5. LPC Bus Write Waveforms



Low,  $V_{IL}$ , for  $t_{PLPH}$ . The memory resets to Read mode upon return from Reset mode and the Lock Registers return to their default states regardless of their state before Reset, see Table 15. If  $\overline{RP}$  or  $\overline{INIT}$  goes Low,  $V_{IL}$ , during a Program or Erase operation, the operation is aborted and the memory cells affected no longer contain valid data; the memory can take up to  $t_{PLRH}$  to abort a Program or Erase operation.

**Block Protection.** Block Protection  $\underline{can}$  be forced using the signals Top Block Lock,  $\overline{TBL}$ , and

Write Protect,  $\overline{\text{WP}}$ , regardless of the state of the Lock Registers.

### Address/Address Multiplexed (A/A Mux) Bus Operations

The Address/Address Multiplexed (A/A Mux) Interface has a more traditional style interface. The signals consist of a multiplexed address signals (A0-A10), data  $\underline{\text{signals}}$ , (DQ0-DQ7) and three control signals (RC,  $\overline{\text{G}}$ , W). An additional signal,  $\overline{\text{RP}}$ , can be used to reset the memory.

Table 8. A/A Mux Bus Operations

Operation	G	W	RP	V <sub>PP</sub>	DQ7-DQ0
Bus Read	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Don't Care	Data Output
Bus Write	V <sub>IH</sub>	VIL	V <sub>IH</sub>	V <sub>CC</sub> or V <sub>PPH</sub>	Data Input
Output Disable	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Don't Care	Hi-Z
Reset	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>IL</sub>	Don't Care	Hi-Z

**Table 9. Manufacturer and Device Codes** 

Operation	G	W	RP	A20-A1	Α0	DQ7-DQ0
Manufacturer Code	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	20h
Device Code	VIL	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	30h

The Address/Address Multiplexed (A/A Mux) Interface is included for use by Flash Programming equipment for faster factory programming. Only a subset of the features available to the Low Pin Count (LPC) Interface are available; these include all the Commands but exclude the Security features and other registers.

The following operations can be performed using the appropriate bus cycles: Bus Read, Bus Write, Output Disable and Reset.

When the Address/Address Multiplexed (A/A Mux) Interface is selected all the blocks are unprotected. It is not possible to protect any blocks through this interface.

**Bus Read.** Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature and the Status Register. A valid Bus Read operation begins by latching the Row Address and Column Address signals into the memory using the Address Inputs, A0-A10, and the Row/Column Address Select  $\overline{RC}$ . Then Write Enable ( $\overline{W}$ ) and Interface Reset ( $\overline{RP}$ ) must be High,  $V_{IH}$ , and Output Enable,  $\overline{G}$ , Low,  $V_{IL}$ , in order to perform a Bus Read operation. The Data Inputs/Outputs will output the value, see Figure 11, A/A Mux Interface Read AC Waveforms, and Table 24, for details of when the output becomes valid.

**Bus Write.** Bus Write operations write to the Command Interface. A valid Bus Write operation begins by latching the Row Address and Column Address signals into the memory using the Address Inputs, A0-A10, and the Row/Column Address Select RC. The data should be set up on the Data Inputs/Outputs; Output Enable,  $\overline{G}$ , and Interface Reset,  $\overline{RP}$ , must be High,  $V_{IH}$  and Write Enable,  $\overline{W}$ , must be Low,  $V_{IL}$ . The Data Inputs/Outputs are latched on the rising edge of Write Enable,  $\overline{W}$ . See Figure 12, and Table 25, for details of the timing requirements.

Output Disable. The data outputs are high-impedance when the Output Enable,  $\overline{G}$ , is at  $V_{IH}$ .

**Reset.** During Reset mode all internal circuits are switched off, the memory is deselected and the outputs are put in high-impedance. The memory is in Reset mode when RP is Low,  $V_{IL}$ . RP must be held Low,  $V_{IL}$  for  $t_{PLPH}$ . If  $\overline{RP}$  is goes Low,  $V_{IL}$ , during a Program or Erase operation, the operation is aborted and the memory cells affected no longer contain valid data; the memory can take up to  $t_{PLRH}$  to abort a Program or Erase operation.

#### **COMMAND INTERFACE**

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations.

After power-up or a Reset operation the memory enters Read mode.

The commands are summarized in Table 11, Commands. Refer to Table 11 in conjunction with the text descriptions below.

Read Memory Array Command. The Read Memory Array command returns the memory to its Read mode where it behaves like a ROM or EPROM. One Bus Write cycle is required to issue the Read Memory Array command and return the memory to Read mode. Once the command is issued the memory remains in Read mode until another command is issued. From Read mode Bus Read operations will access the memory array.

While the Program/Erase Controller is executing a Program or Erase operation the memory will not accept the Read Memory Array command until the operation completes.

Read Status Register Command. The Read Status Register command is used to read the Status Register. One Bus Write cycle is required to issue the Read Status Register command. Once the

command is issued subsequent Bus Read operations read the Status Register until another command is issued. See the section on the Status Register for details on the definitions of the Status Register bits.

Read Electronic Signature Command. The Read Electronic Signature command is used to read the Manufacturer Code and the Device Code. One Bus Write cycle is required to issue the Read Electronic Signature command. Once the command is issued subsequent Bus Read operations read the Manufacturer Code or the Device Code until another command is issued.

After the Read Electronic Signature Command is issued the Manufacturer Code and Device Code can be read using Bus Read operations using the addresses in Table 10.

**Program Command.** The Program command can be used to program a value to one address in the memory array at a time. Two Bus Write operations are required to issue the command; the second Bus Write cycle latches the address and data in the internal state machine and starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

If the address falls in a protected block then the Program operation will abort, the data in the memory array will not be changed and the Status Register will output the error.

During the Program operation the memory will only accept the Read Status Register command and the Program/Erase Suspend command. All other commands will be ignored. Typical Program times are given in Table 12.

Note that the Program command cannot change a bit set at '0' back to '1' and attempting to do so will not cause any modification on its value. One of the Erase commands must be used to set all of the bits in the block to '1'.

See Figure 13, for a suggested flowchart on using the Program command.

Quadruple Byte Program Command (A/A Mux Mode). The Quadruple Byte Program Command can be used to program four adjacent bytes in the memory array at a time. The four bytes must differ only for the addresses A0 and A1. Programming should not be attempted when Vpp is not at VppH. Five Bus Write operations are required to issue the command. The second, the third and the fourth Bus Write cycle latches respectively the address and data of the first, the second and the third byte in the internal state machine. The fifth Bus Write cycle latches the address and data of the fourth byte in the internal state machine and starts the

Table 10. Read Electronic Signature

Code	Address	Data
Manufacturer Code	000000h	20h
Device Code	000001h	30h

Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

During the Quadruple Byte Program operation the memory will only accept the Read Status register command and the Program/Erase Suspend command. All other commands will be ignored. Typical Quadruple Byte Program times are given in Table 12.

Note that the Quadruple Byte Program command cannot change a bit set to '0' back to '1' and attempting to do so will not cause any modification on its value. One of the Erase commands must be used to set all of the bits in the block to '1'.

See Figure 14, for a suggested flowchart on using the Quadruple Byte Program command.

Chip Erase Command. The Chip Erase Command can be only used in A/A Mux mode to erase the entire chip at a time. Erasing should not be attempted when V<sub>PP</sub> is not at V<sub>PPH</sub>. The operation can also be executed if VPP is below VPPH, but result could be uncertain. Two Bus Write operations are required to issue the command and start the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits. During the Chip Erase operation the memory will only accept the Read Status Register command. All other commands will be ignored. Typical Chip Erase times are given in Table 12. The Chip Erase command sets all of the bits in the memory to '1'. See Figure 16, Chip Erase Flowchart and Pseudo Code (A/A Mux Interface Only), for a suggested flowchart on using the Chip Erase command.

Block Erase Command. The Block Erase command can be used to erase a block. Two Bus Write operations are required to issue the command; the second Bus Write cycle latches the block address in the internal state machine and starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

If the block is protected then the Block Erase operation will abort, the data in the block will not be

**Table 11. Commands** 

	s		Bus Write Operations								
Command		1st		2nd		3rd		4th		5th	
and Mamary Arroy	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read Memory Array	1	Х	FFh								
Read Status Register	1	Х	70h								
Dood Floatnonia Cimaetum	1	Х	90h								
Read Electronic Signature	1	Х	98h								
Program	2	Х	40h	PA	PD						
	2	Х	10h	PA	PD						
Quadruple Byte Program (A/A Mux Mode)	5	Х	30h	A <sub>1</sub>	PD	A <sub>2</sub>	PD	A <sub>3</sub>	PD	A <sub>4</sub>	PD
Chip Erase	2	Х	80h	Х	10h						
Block Erase	2	Х	20h	ВА	D0h						
Clear Status Register	1	Х	50h								
Program/Erase Suspend	1	Х	B0h								
Program/Erase Resume	1	Х	D0h								
	1	Х	00h								
	1	Х	01h								
Invalid/Reserved	1	Х	60h								
	1	Х	2Fh								
	1	Х	C0h								

Note: X Don't Care, PA Program Address, PD Program Data, A<sub>1,2,3,4</sub> Consecutive Addresses, BA Any address in the Block.

Read Memory Array. After a Read Memory Array command, read the memory as normal until another command is issued.

Read Status Register. After a Read Status Register command, read the Status Register as normal until another command is issued.

Read Electronic Signature. After a Read Electronic Signature command, read Manufacturer Code, Device Code until another command is issued.

Block Erase, Program. After these commands read the Status Register until the command completes and another command is issued.

**Quadruple Byte Program (A/A Mux Mode).** Addresses A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub> and A<sub>4</sub> must be consecutive addresses differing only for address bit A0 and A1. After this command, the user should repeatedly read the Status Register until the command has completed, at which point another command can be issued.

Chip Erase. This command is only valid in A/A Mux mode. After this command read the Status Register until the command completes and another command is issued.

Clear Status Register. After the Clear Status Register command bits 1, 3, 4 and 5 in the Status Register are reset to '0'.

Program/Erase Suspend. After the Program/Erase Suspend command has been accepted, issue Read Memory Array, Read Status Register, Program (during Erase suspend) and Program/Erase resume commands.

**Program/Erase Resume**. After the Program/Erase Resume command the suspended Program/Erase operation resumes, read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.

Invalid/Reserved. Do not use Invalid or Reserved commands.

**Table 12. Program and Erase Times** 

 $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ or } -20 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.0 \text{ to } 3.6\text{V})$ 

Parameter	Interface	Test Condition	Min	Typ <sup>(1)</sup>	Max	Unit
Byte Program				10	200	μs
Quadruple Byte Program	A/A Mux	$V_{PP} = 12V \pm 5\%$		10 (4)	200	μs
Chip Erase	A/A Mux	V <sub>PP</sub> = 12V ± 5%		18		sec
Block Program (64 Kbytes)	A/A Mux	$V_{PP} = 12V \pm 5\%$		0.1 <sup>(2)</sup>	5	sec
Block Frogram (04 Royles)		$V_{PP} = V_{CC}$		0.4	5	sec
Block Erase (64 Kbytes)		$V_{PP} = 12V \pm 5\%$		0.75	8	sec
Block Liase (04 Noyles)		$V_{PP} = V_{CC}$		1	10	sec
Program/Erase Suspend to Program pause (3)					5	μs
Program/Erase Suspend to Block Erase pause (3)					30	μs

Note: 1.  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.3V$ 

- 2. This time is obtained executing the Quadruple Byte Program Command.
- 3. Sampled only, not 100% tested.
- 4. Time to program four bytes.

changed and the Status Register will output the error.

During the Block Erase operation the memory will only accept the Read Status Register command and the Program/Erase Suspend command. All other commands will be ignored. Typical Block Erase times are given in Table 12.

The Block Erase command sets all of the bits in the block to '1'. All previous data in the block is lost.

See Figure 17, Block Erase Flowchart and Pseudo Code, for a suggested flowchart on using the Erase command.

Clear Status Register Command. The Clear Status Register command can be used to reset bits 1, 3, 4 and 5 in the Status Register to '0'. One Bus Write is required to issue the Clear Status Register command. Once the command is issued the memory returns to its previous mode, subsequent Bus Read operations continue to output the same data.

The bits in the Status Register are sticky and do not automatically return to '0' when a new Program or Erase command is issued. If an error occurs then it is essential to clear any error bits in the Status Register by issuing the Clear Status Register command before attempting a new Program or Erase command.

**Program/Erase Suspend Command.** The Program/Erase Suspend command can be used to pause a Program or Block Erase operation. One Bus Write cycle is required to issue the Program/Erase Suspend command and pause the Program/Erase Controller. Once the command is issued it is necessary to poll the Program/Erase

Controller Status bit to find out when the Program/ Erase Controller has paused; no other commands will be accepted until the Program/Erase Controller has paused. After the Program/Erase Controller has paused, the memory will continue to output the Status Register until another command is issued.

During the polling period between issuing the Program/Erase Suspend command and the Program/Erase Controller pausing it is possible for the operation to complete. Once Program/Erase Controller Status bit indicates that the Program/Erase Controller is no longer active, the Program Suspend Status bit or the Erase Suspend Status bit can be used to determine if the operation has completed or is suspended. For timing on the delay between issuing the Program/Erase Suspend command and the Program/Erase Controller pausing see Table 12.

During Program/Erase Suspend the Read Memory Array, Read Status Register, Read Electronic Signature and Program/Erase Resume commands will be accepted by the Command Interface. Additionally, if the suspended operation was Block Erase then the Program command will also be accepted; only the blocks not being erased may be read or programmed correctly.

See Figure 15, Program Suspend and Resume Flowchart and Pseudo Code, and Figure 18, Erase Suspend & Resume Flowchart and Pseudo Code, for suggested flowcharts on using the Program/Erase Suspend command.

**Program/Erase Resume Command.** The Program/Erase Resume command can be used to restart the Program/Erase Controller after a

**Table 13. Status Register Bits** 

Operation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
Program active	'0'	X <sup>(1)</sup>	'0'	'0'	'0'	'0'	'0'
Program suspended	'1	X <sup>(1)</sup>	'0'	'0'	'0'	'1'	'0'
Program completed successfully	'1'	X <sup>(1)</sup>	'0'	'0'	'0'	'0'	'0'
Program failure due to VPP Error	'1'	X <sup>(1)</sup>	'0'	'0'	'1'	'0'	'0'
Program failure due to Block Protection (LPC Interface only)	'1'	X <sup>(1)</sup>	'0'	'0'	'0'	'0'	'1'
Program failure due to cell failure	'1'	X <sup>(1)</sup>	'0'	'1'	'0'	'0'	'0'
Erase active	'0'	'0'	'0'	'0'	'0'	'0'	'0'
Block Erase suspended	'1'	'1'	'0'	'0'	'0'	'0'	'0'
Erase completed successfully	'1'	'0'	'0'	'0'	'0'	'0'	'0'
Erase failure due to V <sub>PP</sub> Error	'1'	'0'	'0'	'0'	'1'	'0'	'0'
Block Erase failure due to Block Protection (LPC Interface only)	'1'	'0'	'0'	'0'	'0'	'0'	'1'
Erase failure due to failed cell(s)	'1'	'0'	'1'	'0'	'0'	'0'	'0'
Sequence command error	'1'	'0'	'1'	'1'	'0'	'0'	'0'

Note: 1. For Program operations during Erase Suspend Bit 6 is '1', otherwise Bit 6 is '0'.

Program/Erase Suspend has paused it. One Bus Write cycle is required to issue the Program/Erase Resume command. Once the command is issued subsequent Bus Read operations read the Status Register.

#### **STATUS REGISTER**

The Status Register provides information on the current or previous Program or Erase operation. Different bits in the Status Register convey different information and errors on the operation.

To read the Status Register the Read Status Register command can be issued. The Status Register is automatically read after Program, Erase and Program/Erase Resume commands are issued. The Status Register can be read from any address.

The Status Register bits are summarized in Table 13, Status Register Bits. Refer to Table 13 in conjunction with the text descriptions below.

Program/Erase Controller Status (Bit 7). The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive. When the Program/Erase Controller Status bit is '0', the Program/Erase Controller is active; when the bit is '1', the Program/Erase Controller is inactive.

The Program/Erase Controller Status is '0' immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller paus-

es. After the Program/Erase Controller pauses the bit is '1'.

During Program and Erase operation the Program/Erase Controller Status bit can be polled to find the end of the operation. The other bits in the Status Register should not be tested until the Program/Erase Controller completes the operation and the bit is '1'.

After the Program/Erase Controller completes its operation the Erase Status, Program Status,  $V_{PP}$  Status and Block Protection Status bits should be tested for errors.

Erase Suspend Status (Bit 6). The Erase Suspend Status bit indicates that a Block Erase operation has been suspended and is waiting to be resumed. The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive); after a Program/Erase Suspend command is issued the memory may still complete the operation rather than entering the Suspend mode. When the Erase Suspend Status bit is '0' the Program/Erase Controller is active or has completed its operation; when the bit is '1' a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns to '0'.

**Erase Status (Bit 5).** The Erase Status bit can be used to identify if the memory has applied the maximum number of erase pulses to the block(s) and still failed to verify that the block(s) has erased correctly. The Erase Status bit should be read once the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive).

When the Erase Status bit is '0' the memory has successfully verified that the block(s) has erased correctly; when the Erase Status bit is '1' the Program/Erase Controller has applied the maximum number of pulses to the block(s) and still failed to verify that the block(s) has erased correctly. Once the Erase Status bit is set to '1' it can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail. (When Bit 4 and Bit 5 are set to '1', a wrong command sequence has been attempted).

**Program Status (Bit 4).** The Program Status bit can be used to identify if the memory has applied the maximum number of program pulses to the byte and still failed to verify that the byte has programmed correctly. The Program Status bit should be read once the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive).

When the Program Status bit is '0' the memory has successfully verified that the byte has programmed correctly; when the Program Status bit is '1' the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that the byte has programmed correctly.

Once the Program Status bit is set to '1' it can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail. (When Bit 4 and Bit 5 are set to '1', a wrong command sequence has been attempted).

**VPP Status (Bit 3).** The VPP Status bit can be used to identify an invalid voltage on the VPP pin during Program and Erase operations. The VPP pin is only sampled at the beginning of a Program or Erase operation. Indeterminate results can occur if VPP becomes invalid during a Program or Erase operation.

When the V<sub>PP</sub> Status bit is '0' the voltage on the V<sub>PP</sub> pin was sampled at a valid voltage; when the V<sub>PP</sub> Status bit is '1' the V<sub>PP</sub> pin has a voltage that is below the V<sub>PP</sub> Lockout Voltage, V<sub>PPLK</sub>, the memory is protected; Program and Erase operation cannot be performed. (The V<sub>PP</sub> status bit is '1' if a Quadruple Byte Program command is issued and the V<sub>PP</sub> signal has a voltage less than V<sub>PPH</sub> applied to it.)

Once the V<sub>PP</sub> Status bit set to '1' it can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Program Suspend Status (Bit 2). The Program Suspend Status bit indicates that a Program operation has been suspended and is waiting to be resumed. The Program Suspend Status should only be considered valid when the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive); after a Program/Erase Suspend command is issued the memory may still complete the operation rather than entering the Suspend mode. When the Program Suspend Status bit is '0' the Program/Erase Controller is active or has completed its operation; when the bit is '1' a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns to '0'.

Block Protection Status (Bit 1). The Block Protection Status bit can be used to identify if the Program or Block Erase operation has tried to modify the contents of a protected block. When the Block Protection Status bit is to '0' no Program or Block Erase operations have been attempted to protected blocks since the last Clear Status Register command or hardware reset; when the Block Protection Status bit is '1' a Program or Block Erase operation has been attempted on a protected block.

Once it is set to '1' the Block Protection Status bit can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Block Erase command is issued, otherwise the new command will appear to fail.

Using the A/A Mux Interface the Block Protection Status bit is always '0'.

**Reserved (Bit 0).** Bit 0 of the Status Register is reserved. Its value should be masked.

### LOW PIN COUNT (LPC) INTERFACE CONFIGURATION REGISTERS

When the Low Pin Count Interface is selected several additional registers can be accessed. These registers control the protection status of the Blocks and read the General Purpose Input pins. See Table 14 for an example of the Register Configuration map, valid for the boot memory, i.e. ID0-ID3 floating or driven L<sub>OW</sub>, V<sub>IL</sub> and A21, A23-A25 set to '1'.

Table 14. Low Pin Count Register Configuration Map (1)

Mnemonic	Register Name	Memory Address	Default Value	Access
T_BLOCK_LK	Top Block Lock Register (Block 49)	FFBFC002h	01h	R/W
T_MINUS01_LK	Top Block[-01] Lock Register (Block 48)	FFBFA002h	01h	R/W
T_MINUS02_LK	Top Block[-02] Lock Register (Block 47)	FFBF8002h	01h	R/W
T_MINUS03_LK	Top Block[-03] Lock Register (Block 46)	FFBF0002h	01h	R/W
T_MINUS04_LK	Top Block[-04] Lock Register (Block 45)	FFBE0002h	01h	R/W
T_MINUS05_LK	Top Block[-05] Lock Register (Block 44)	FFBD0002h	01h	R/W
T_MINUS06_LK	Top Block[-06] Lock Register (Block 43)	FFBC0002h	01h	R/W
T_MINUS07_LK	Top Block[-07] Lock Register (Block 42)	FFBB0002h	01h	R/W
T_MINUS08_LK	Top Block[-08] Lock Register (Block 41)	FFBA0002h	01h	R/W
T_MINUS09_LK	Top Block[-09] Lock Register (Block 40)	FFB90002h	01h	R/W
T_MINUS00_LK	Top Block[-10] Lock Register (Block 39)	FFB80002h	01h	R/W
T_MINUS11_LK	Top Block[-11] Lock Register (Block 38)	FFB70002h	01h	R/W
T_MINUS12_LK	Top Block[-12] Lock Register (Block 37)	FFB60002h	01h	R/W
T_MINUS13_LK	Top Block[-13] Lock Register (Block 36)	FFB50002h	01h	R/W
T_MINUS14_LK	Top Block[-14] Lock Register (Block 35)	FFB40002h	01h	R/W
T_MINUS15_LK	Top Block[-15] Lock Register (Block 34)	FFB30002h	01h	R/W
T_MINUS16_LK	Top Block[-16] Lock Register (Block 33)	FFB20002h	01h	R/W
T_MINUS17_LK	Top Block[-17] Lock Register (Block 32)	FFB10002h	01h	R/W
T_MINUS18_LK	Top Block[-18] Lock Register (Block 31)	FFB00002h	01h	R/W
T_MINUS19_LK	Top Block[-19] Lock Register (Block 30)	FFAF0002h	01h	R/W
T_MINUS20_LK	Top Block[-20] Lock Register (Block 29)	FFAE0002h	01h	R/W
T_MINUS21_LK	Top Block[-21] Lock Register (Block 28)	FFAD0002h	01h	R/W
T_MINUS22_LK	Top Block[-22] Lock Register (Block 27)	FFAC0002h	01h	R/W
T_MINUS23_LK	Top Block[-23] Lock Register (Block 26)	FFAB0002h	01h	R/W
T_MINUS24_LK	Top Block[-24] Lock Register (Block 25)	FFAA0002h	01h	R/W
T_MINUS25_LK	Top Block[-25] Lock Register (Block 24)	FFA90002h	01h	R/W
T_MINUS26_LK	Top Block[-26] Lock Register (Block 23)	FFA80002h	01h	R/W
T_MINUS27_LK	Top Block[-27] Lock Register (Block 22)	FFA70002h	01h	R/W
T_MINUS28_LK	Top Block[-28] Lock Register (Block 21)	FFA60002h	01h	R/W
T_MINUS29_LK	Top Block[-29] Lock Register (Block 20)	FFA50002h	01h	R/W
T_MINUS30_LK	Top Block[-30] Lock Register (Block 19)	FFA40002h	01h	R/W
T_MINUS31_LK	Top Block[-31] Lock Register (Block 18)	FFA30002h	01h	R/W
T_MINUS32_LK	Top Block[-32] Lock Register (Block 17)	FFA20002h	01h	R/W
T_MINUS33_LK	Top Block[-33] Lock Register (Block 16)	FFA10002h	01h	R/W
T_MINUS34_LK	Top Block[-34] Lock Register (Block 15 to 0)	FFA00002h	01h	R/W
MANUF_REG	Manufacturer Code Register	FFBC0000h	20h	R
DEV_REG	Device Code Register	FFBC0001h	30h	R
GPI_REG	General Purpose Input Register	FFBC0100h	N/A	R

Note: 1. This map is referred to the boot memory (ID0-ID3 floating or driven Low, V<sub>IL</sub>, and A21,A23-A25 set to '1').

Table 15. Lock Register Bit Definitions<sup>(1)</sup>

Bit	Bit Name	Value	Function
7-3			Reserved
	2 Read-Lock '0'		Bus Read operations in this Block always return 00h.
2			
1 Lock-Down		'1'	Changes to the Read-Lock bit and the Write-Lock bit cannot be performed. Once a '1' is written to the Lock-Down bit it cannot be cleared to '0'; the bit is always reset to '0' following a Reset (using RP or INIT) or after power-up.
			Read-Lock and Write-Lock can be changed by writing new values to them. (Default value).
0 Write-Lock		'1'	Program and Block Erase operations in this Block will set an error in the Status Register. The memory contents will not be changed. (Default value).
0	WING-LOCK	'0'	Program and Block Erase operations in this Block are executed and will modify the Block contents.

Note: 1. Applies to Top Block Lock Register (T\_BLOCK\_LK) and Top Block [-1] Lock Register (T\_MINUS01\_LK) to Top Block [-34] Lock Register (T\_MINUS34\_LK).

Table 16. General Purpose Input Register Definition<sup>(1)</sup>

Bit	Bit Name	Value	Function
7-5			Reserved
4	GPI4	'1'	Input Pin GPI4 is at V <sub>IH</sub>
4	GF14	'0'	Input Pin GPI4 is at V <sub>IL</sub>
3	3 GPI3 '1'		Input Pin GPI3 is at V <sub>IH</sub>
3	GFIS	'0'	Input Pin GPI3 is at V <sub>IL</sub>
2	2 GPI2 '1'		Input Pin GPI2 is at V <sub>IH</sub>
			Input Pin GPI2 is at V <sub>IL</sub>
1	GPI1	'1'	Input Pin GPI1 is at V <sub>IH</sub>
'	GFII	'0'	Input Pin GPI1 is at V <sub>IL</sub>
0	GPI0	'1'	Input Pin GPI0 is at V <sub>IH</sub>
	GFIU	'0'	Input Pin GPI0 is at V <sub>IL</sub>

Note: 1. Applies to the General Purpose Input Register (GPI\_REG).

#### **Lock Registers**

The Lock Registers control the protection status of the Blocks. Each Block has its own Lock Register. Blocks 0 to 15 have the same Lock Register. Three bits within each Lock Register control the protection of each block, the Write Lock Bit, the Read Lock Bit and the Lock Down Bit.

The Lock Registers can be read and written, though care should be taken when writing as, once the Lock Down Bit is set, '1', further modifications to the Lock Register cannot be made until cleared, to '0', by a reset or power-up.

See Table 15 for details on the bit definitions of the Lock Registers.

Write Lock. The Write Lock Bit determines whether the contents of the Block can be modified (using the Program or Block Erase Command). When the Write Lock Bit is set, '1', the block is write protected; any operations that attempt to change the data in the block will fail and the Status Register will report the error. When the Write Lock Bit is reset, '0', the block is not write protected through the Lock Register and may be modified unless write protected through some other means. When V<sub>PP</sub> is less than V<sub>PPLK</sub> all blocks are protected and cannot be modified, regardless of the state of the Write Lock Bit. If Top Block Lock, TBL, is Low, V<sub>IL</sub>, then the Top Block (Block 49) is write protected and cannot be modified. Similarly, if Write Protect,  $\overline{WP}$ , is Low,  $V_{IL}$ , then the Blocks 0 to 48 are write protected and cannot be modified.

After power-up or reset the Write Lock Bit is always set to '1' (write protected).

**Read Lock.** The Read Lock bit determines whether the contents of the Block can be read (from Read mode). When the Read Lock Bit is set, '1', the block is read protected; any operation that attempts to read the contents of the block will read 00h instead. When the Read Lock Bit is reset, '0', read operations in the Block return the data programmed into the block as expected.

After power-up or reset the Read Lock Bit is always reset to '0' (not read protected).

Lock Down. The Lock Down Bit provides a mechanism for protecting software data from simple hacking and malicious attack. When the Lock Down Bit is set, '1', further modification to the Write Lock, Read Lock and Lock Down Bits cannot be performed. A reset or power-up is required before changes to these bits can be made. When the Lock Down Bit is reset, '0', the Write Lock, Read Lock and Lock Down Bits can be changed.

#### **General Purpose Input Register**


The General Purpose Input Register holds the state of the General Purpose Input pins, GPI0-GPI4. When this register is read, the state of these pins is returned. This register is read-only and writing to it has no effect.

The signals on the General Purpose Input pins should remain constant throughout the whole Bus Read cycle in order to guarantee that the correct data is read.

**Table 17. LPC Interface AC Measurement Conditions** 

Parameter	Value	Unit
V <sub>CC</sub> Supply Voltage	3.0 to 3.6	V
Load Capacitance (C <sub>L</sub> )	10	pF
Input Rise and Fall Times	≤ 1.4	ns
Input Pulse Voltages	0.2 V <sub>CC</sub> and 0.6 V <sub>CC</sub>	V
Input and Output Timing Ref. Voltages	0.4 V <sub>CC</sub>	V

Figure 6. LPC Interface AC Testing Input Output Waveforms



**Table 18. A/A Mux Interface AC Measurement Conditions** 

Parameter	Value	Unit
V <sub>CC</sub> Supply Voltage	3.0 to 3.6	V
Load Capacitance (C <sub>L</sub> )	30	pF
Input Rise and Fall Times	≤ 10	ns
Input Pulse Voltages	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	V

Figure 7. A/A Mux Interface AC Testing Input Output Waveform




Table 19. Impedance  $(T_A = 25 \text{ °C}, f = 1 \text{ MHz})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	$V_{IN} = 0V$		13	pF
C <sub>CLK</sub> <sup>(1)</sup>	Clock Capacitance	$V_{IN} = 0V$	3	12	pF
L <sub>PIN</sub> <sup>(2)</sup>	Recommended Pin Inductance			20	nH

Note: 1. Sampled only, not 100% tested. 2. See PCI Specification.

Table 20. DC Characteristics  $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -20 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.0 \text{ to } 3.6\text{V})$ 

Symbol	Parameter	Interface	Test Condition	Min	Max	Unit
V		LPC		0.5 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>IH</sub>	Input High Voltage	A/A Mux		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Innet I am Valta an	LPC		-0.5	0.3 V <sub>CC</sub>	V
۷IL	Input Low Voltage	A/A Mux		-0.5	0.8	V
V <sub>IH</sub> (INIT)	INIT Input High Voltage	LPC		1.35	V <sub>CC</sub> + 0.5	V
$V_{IL}(\overline{INIT})$	INIT Input Low Voltage	LPC		-0.5	0.2 V <sub>CC</sub>	V
I <sub>LI</sub> <sup>(2)</sup>	Input Leakage Current		$0V \le V_{IN} \le V_{CC}$		±10	μΑ
I <sub>LI2</sub>	IC, IDx Input Leakage Current		IC, ID0, ID1, ID2, ID3 = V <sub>CC</sub>		200	μA
R <sub>IL</sub>	IC, IDx Input Pull Low Resistor			20	100	kΩ
V <sub>OH</sub>	Output High Voltage	LPC	I <sub>OH</sub> = -500μA	0.9 V <sub>CC</sub>		V
VOH	Output High voltage	A/A Mux	I <sub>OH</sub> = -100μA	V <sub>CC</sub> - 0.4		V
V/~:	Output Law Valtage	LPC	I <sub>OL</sub> = 1.5mA		0.1 V <sub>CC</sub>	V
$V_{OL}$	Output Low Voltage	A/A Mux	I <sub>OL</sub> = 1.8mA		0.45	V
I <sub>LO</sub>	Output Leakage Current		0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μΑ
V <sub>PP1</sub>	V <sub>PP</sub> Voltage			3	3.6	V
V <sub>PPH</sub>	V <sub>PP</sub> Voltage (Fast Program/Fast Erase)			11.4	12.6	V
V <sub>PPLK</sub> <sup>(1)</sup>	V <sub>PP</sub> Lockout Voltage			1.5		V
V <sub>LKO</sub> <sup>(1)</sup>	V <sub>CC</sub> Lockout Voltage			1.8	2.3	V
I <sub>CC1</sub>	Supply Current (Standby)	LPC	$\overline{\text{LFRAME}} = 0.9 \text{ V}_{\text{CC}}, \text{ V}_{\text{PP}} = \text{V}_{\text{CC}}$ All other inputs 0.9 V $_{\text{CC}}$ to 0.1 V $_{\text{CC}}$ V $_{\text{CC}} = 3.6 \text{V}, \text{ f(CLK)} = 33 \text{MHz}$		100	μA
I <sub>CC2</sub>	Supply Current (Standby)	LPC			10	mA
I <sub>CC3</sub>	Supply Current (Any internal operation active)	LPC	$V_{CC} = V_{CC} \text{ max}, V_{PP} = V_{CC}$ $f(CLK) = 33MHz$ $I_{OUT} = 0mA$		60	mA
I <sub>CC4</sub>	Supply Current (Read)	A/A Mux	G = V <sub>IH</sub> , f = 6MHz		20	mA
I <sub>CC5</sub> <sup>(1)</sup>	Supply Current (Program/Erase)	A/A Mux	Program/Erase Controller Active		20	mA
lpp	V <sub>PP</sub> Supply Current (Read/Standby)		V <sub>PP</sub> ≥ V <sub>CC</sub>		400	μA
, (1)	V <sub>PP</sub> Supply Current		Vpp = Vcc		5	μΑ
I <sub>PP1</sub> <sup>(1)</sup>	(Program/Erase active)		V <sub>PP</sub> = 12V ± 5%		15	mA

Note: 1. Sampled only, not 100% tested.
2. Input leakage currents include High-Z output leakage for all bi-directional buffers with tri-state outputs.

**Table 21. LPC Interface Clock Characteristics** 

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -20 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.0 \text{ to } 3.6\text{V})$ 

Symbol	Parameter	Test Condition		Value	Unit
t <sub>CYC</sub>	CLK Cycle Time <sup>(1)</sup>		Min	30	ns
tHIGH	CLK High Time		Min	11	ns
t <sub>LOW</sub>	CLK Low Time		Min	11	ns
	CLK Slew Rate	peak to peak	Min	1	V/ns
OLK Siew Ka	CLN Siew Nate		Max	4	V/ns

Note: 1. Devices on the PCI Bus must work with any clock frequency between DC and 33MHz. Below 16MHz devices may be guaranteed by design rather than tested. Refer to PCI Specification.

Figure 8. LPC Interface Clock Waveform




Table 22. LPC Interface AC Signal Timing Characteristics ( $T_A = 0$  to  $70^{\circ}$ C or -20 to  $85^{\circ}$ C;  $V_{CC} = 3.0$  to 3.6V)

Symbol	PCI Symbol	Parameter	Test Condition	Value	Unit
touov	t <sub>CHQV</sub> t <sub>val</sub>	CLK to Data Out	Min	2	ns
*CHQV		CLK to Data Out	Max	11	ns
t <sub>CHQX</sub> <sup>(1)</sup>	t <sub>on</sub>	CLK to Active (Float to Active Delay)	Min	2	ns
t <sub>CHQZ</sub>	t <sub>off</sub>	CLK to Inactive (Active to Float Delay)	Max	28	ns
t <sub>AVCH</sub> t <sub>DVCH</sub>	t <sub>su</sub>	Input Set-up Time <sup>(2)</sup>	Min	7	ns
t <sub>CHAX</sub> t <sub>CHDX</sub>	t <sub>h</sub>	Input Hold Time <sup>(2)</sup>	Min	0	ns

Note: 1. The timing measurements for Active/Float transitions are defined when the current through the pin equals the leakage current specification.

2. Applies to all inputs except CLK.

Figure 9. LPC Interface AC Signal Timing Waveforms




Table 23. Reset AC Characteristics  $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -20 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.0 \text{ to } 3.6\text{V})$ 

Symbol	Parameter	Test Condition		Value	Unit
t <sub>PLPH</sub>	RP or INIT Reset Pulse Width		Min	100	ns
torou	RP or INIT Low to Reset	Program/Erase Inactive	Max	100	ns
tpLRH	KF OF INTELOW to Keset	Program/Erase Active	Max	30	μs
	RP or INIT Slew Rate <sup>(1)</sup>	Rising edge only	Min	50	mV/ns
tPHFL	RP or INIT High to LFRAME Low	LPC Interface only	Min	30	μs
t <sub>PHWL</sub> t <sub>PHGL</sub>	RP High to Write Enable or Output Enable Low	A/A Mux Interface only	Min	50	μs

Note: 1. See Chapter 4 of the PCI Specification.

Figure 10. Reset AC Waveforms





Table 24. A/A Mux Interface Read AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -20 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.0 \text{ to } 3.6\text{V})$ 

Symbol	Parameter	Test Condition		Value	Unit
t <sub>AVAV</sub>	Read Cycle Time		Min	250	ns
t <sub>AVCL</sub>	Row Address Valid to RC Low		Min	50	ns
t <sub>CLAX</sub>	RC Low to Row Address Transition		Min	50	ns
tavch	Column Address Valid to RC high		Min	50	ns
tCHAX	RC High to Column Address Transition		Min	50	ns
t <sub>CHQV</sub> <sup>(1)</sup>	RC High to Output Valid		Max	150	ns
t <sub>GLQV</sub> <sup>(1)</sup>	Output Enable Low to Output Valid		Max	50	ns
t <sub>PHAV</sub>	RP High to Row Address Valid		Min	1	μs
t <sub>GLQX</sub>	Output Enable Low to Output Transition		Min	0	ns
t <sub>GHQZ</sub>	Output Enable High to Output Hi-Z		Max	50	ns
t <sub>GHQX</sub>	Output Hold from Output Enable High		Min	0	ns

Note: 1.  $\overline{G}$  may be delayed up to  $t_{CHQV} - t_{GLQV}$  after the rising edge of  $R\overline{C}$  without impact on  $t_{CHQV}$ .

Figure 11. A/A Mux Interface Read AC Waveforms



### M50LPW116

# Table 25. A/A Mux Interface Write AC Characteristics ( $T_A = 0$ to $70^{\circ}$ C or -20 to $85^{\circ}$ C; $V_{CC} = 3.0$ to 3.6V)

Symbol	Parameter	Test Condition		Value	Unit
t <sub>WLWH</sub>	Write Enable Low to Write Enable High		Min	100	ns
t <sub>DVWH</sub>	Data Valid to Write Enable High		Min	50	ns
t <sub>WHDX</sub>	Write Enable High to Data Transition		Min	5	ns
tAVCL	Row Address Valid to RC Low		Min	50	ns
tCLAX	RC Low to Row Address Transition		Min	50	ns
t <sub>AVCH</sub>	Column Address Valid to RC High		Min	50	ns
t <sub>CHAX</sub>	RC High to Column Address Transition		Min	50	ns
twhwL	Write Enable High to Write Enable Low		Min	100	ns
tchwh	RC High to Write Enable High		Min	50	ns
t <sub>VPHWH</sub> <sup>(1)</sup>	V <sub>PP</sub> High to Write Enable High		Min	100	ns
twhgL	Write Enable High to Output Enable Low		Min	30	ns
t <sub>WHRL</sub>	Write Enable High to RB Low		Min	0	ns
t <sub>QVVPL</sub> (1,2)	Output Valid, RB High to V <sub>PP</sub> Low		Min	0	ns

Note: 1. Sampled only, not 100% tested.
2. Applicable if V<sub>PP</sub> is seen as a logic input (V<sub>PP</sub> < 3.6V).




Figure 12. A/A Mux Interface Write AC Waveforms

Figure 13. Program Flowchart and Pseudo Code Start Program command: Write 40h or 10h - write 40h or 10h - write Address & Data (memory enters read status state after the Program command) Write Address & Data NO -read Status Register if Program/Erase Suspend command given execute Read Status Register suspend program loop Suspend YES NO Suspend b7 = 1Loop while b7 = 1YES NO V<sub>PP</sub> Invalid If b3 = 1, V<sub>PP</sub> invalid error: b3 = 0Error (1, 2) - error handler YES NO Program If b4 = 1, Program error: b4 = 0Error (1, 2) - error handler YES LPC Program to Protected If b1 = 1, Program to protected block error: Interface b1 = 0Block Error (1, 2) - error handler Only YES

Note: 1. A Status check of b1 (Protected Block), b3 (V<sub>PP</sub> invalid) and b4 (Program Error) can be made after each Program operation by following the correct command sequence.

AI04433

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

End




Figure 14. Quadruple Byte Program Flowchart and Pseudo Code (A/A Mux Interface Only)

Note: 1. A Status check of b3 (V<sub>PP</sub> invalid) and b4 (Program Error) can be made after each Program operation by following the correct command sequence.

- 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
- 3. Address 1, Address 2, Address 3 and Address 4 must be consecutive addresses differing only for address bits A0 and A1.




Figure 15. Program Suspend and Resume Flowchart and Pseudo Code

477




Figure 16. Chip Erase Flowchart and Pseudo Code (A/A Mux Interface Only)

Note: 1. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

Start Block Erase command: Write 20h - write 20h - write Block Address & D0h (memory enters read Status Register after the Block Erase command) Write Block Address & D0h do: NO - read Status Register Read Status - if Program/Erase Suspend command Register given execute suspend erase loop Suspend YES NO Suspend b7 = 1Loop while b7 = 1YES NO V<sub>PP</sub> Invalid Error (1) If b3 = 1, Vpp invalid error:
- error handler b3 = 0YES NO Command If b4, b5 = 1, Command sequence error: b4, b5 = 0- error handler Sequence Error (1) YES NO If b5 = 1, Erase error: b5 = 0Erase Error (1) - error handler YES LPC NO Erase to Protected If b1 = 1, Erase to protected block error: Interface Block Error (1) - error handler Only YES End AI04434

Figure 17. Block Erase Flowchart and Pseudo Code

Note: 1. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.





Figure 18. Erase Suspend & Resume Flowchart and Pseudo Code

**Table 26. Ordering Information Scheme** 



T = Tape & Reel Packing


For a list of available options or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

**Table 27. Revision History** 

34/36

Date	Version	Revision Details	
September 2001	-01	First Issue	
12-Dec-2001	-02	Extensions to the descriptions on Quadruple Byte Programming	
16-Jan-2002	-03	Device code announced: 30h	
01-Mar-2002	-04	RFU pins must be left disconnected	
30-Jul-2002	-05	Quadruple Byte Mode, in LPC mode, removed	
22-Nov-2002 5.1		Revision numbering modified: a minor revision will be indicated by incrementing the digit after the dot, and a major revision, by incrementing the digit before the dot (revision version 05 equals 5.0). Document promoted to Product Preview.	
13-Feb-2003	5.2	Datasheet promoted from Product Preview to Preliminary Data status.	

**∠**7/



TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Outline

Note: Drawing is not to scale.

TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Mechanical Data

Symbol		millimeters			inches	
	Тур	Min	Max	Тур	Min	Max
А			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
В		0.170	0.270		0.0067	0.0106
С		0.100	0.210		0.0039	0.0083
D		19.800	20.200		0.7795	0.7953
D1		18.300	18.500		0.7205	0.7283
E		9.900	10.100		0.3898	0.3976
е	0.500	_	_	0.0197	_	-
L		0.500	0.700		0.0197	0.0276
α		0°	5°		0°	5°
N		40			40	
СР			0.100			0.0039

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong -

India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. www.st.com