



M68AR512D

8 Mbit (512K x16) 1.8V Asynchronous SRAM

FEATURES SUMMARY

- SUPPLY VOLTAGE: 1.65 to 1.95V
- 512K x 16 bits SRAM with OUTPUT ENABLE
- EQUAL CYCLE and ACCESS TIMES: 70ns
- SINGLE BYTE READ/WRITE
- LOW STANDBY CURRENT
- LOW V_{CC} DATA RETENTION: 1.0V
- TRI-STATE COMMON I/O
- AUTOMATIC POWER DOWN
- DUAL CHIP ENABLE for EASY DEPTH EXPANSION

Figure 1. Packages




TABLE OF CONTENTS

SUMMARY DESCRIPTION 3

 Figure 2. Logic Diagram 3

 Table 1. Signal Names 3

 Figure 3. TFBGA Connections (Top view through package). 4

 Figure 4. Block Diagram 5

MAXIMUM RATING 5

 Table 2. Absolute Maximum Ratings. 5

DC and AC PARAMETERS 6

 Table 3. Operating and AC Measurement Conditions. 6

 Figure 5. AC Measurement I/O Waveform 6

 Figure 6. AC Measurement Load Circuit. 6

 Table 4. Capacitance. 7

 Table 5. DC Characteristics. 7

OPERATION 8

 Table 6. Operating Modes 8

 Read Mode 8

 Figure 7. Address Controlled, Read Mode AC Waveforms. 8

 Figure 8. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms 9

 Figure 9. Chip Enable or UB/LB Controlled, Standby Mode AC Waveforms 9

 Table 7. Read and Standby Mode AC Characteristics 10

 Write Mode 11

 Figure 10. Write Enable Controlled, Write AC Waveforms 11

 Figure 11. Chip Enable Controlled, Write AC Waveforms. 12

 Figure 12. UB/LB Controlled, Write AC Waveforms 12

 Table 8. Write Mode AC Characteristics 13

 Figure 13. E1 Controlled, Low V_{CC} Data Retention AC Waveforms 14

 Figure 14. E2 Controlled, Low V_{CC} Data Retention AC Waveforms 14

 Table 9. Low V_{CC} Data Retention Characteristics 14

PACKAGE MECHANICAL 15

 TFBGA48 6x7mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline. 15

 TFBGA48 6x7mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data. 15

 TFBGA48 8x10mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline. 16

 TFBGA48 8x10mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data. 16

PART NUMBERING 17

 Table 12. Ordering Information Scheme 17

REVISION HISTORY 18

 Table 13. Document Revision History 18



SUMMARY DESCRIPTION

The M68AR512D is an 8 Mbit (8,388,608 bit) CMOS SRAM, organized as 524,288 words by 16 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 1.8V ($\pm 150\text{mV}$) supply. This device has a Chip Select pin (E2) for easy memory expansion; when it is active (E2 high) the device has an auto-

matic power-down feature, reducing the power consumption by over 99%.

The M68AR512D is available in TFBGA48 (6x7mm and 8x10mm, 6x8 active ball array, 0.75 mm ball pitch) package. See the Ordering Information Scheme (Table 12) for details.

Figure 2. Logic Diagram




Table 1. Signal Names

A0-A18	Address Inputs
DQ0-DQ15	Data Input/Output
E1, E2	Chip Enable
\bar{G}	Output Enable
\bar{W}	Write Enable
\bar{UB}	Upper Byte Enable Input
\bar{LB}	Lower Byte Enable Input
V _{CC}	Supply Voltage
V _{SS}	Ground
NC	Not Connected
DU	Don't Use as Internally Connected

Figure 3. TFBGA Connections (Top view through package)





Figure 4. Block Diagram



MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
$I_O^{(1)}$	Output Current	20	mA
T_A	Ambient Operating Temperature	-55 to 125	°C
T_{STG}	Storage Temperature	-65 to 150	°C
V_{CC}	Supply Voltage	-0.5 to 2.5	V
$V_{IO}^{(2)}$	Input or Output Voltage	-0.5 to $V_{CC} + 0.5$	V
P_D	Power Dissipation	1	W

Note: 1. One output at a time, not to exceed 1 second duration.
2. Up to a maximum operating V_{CC} of 1.95V only.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 3. Operating and AC Measurement Conditions

Parameter		M68AR512D
V _{CC} Supply Voltage		1.65 to 1.95V
Ambient Operating Temperature	Range 1	0 to 70°C
	Range 6	-40 to 85°C
Load Capacitance (C _L)		30pF
Output Circuit Protection Resistance (R ₁)		15.3kΩ
Load Resistance (R ₂)		11.3kΩ
Input Rise and Fall Times		1ns/V
Input Pulse Voltages		0 to V _{CC}
Input and Output Timing Ref. Voltages		V _{CC} /2
Output Transition Timing Ref. Voltages		V _{RL} = 0.3V _{CC} ; V _{RH} = 0.7V _{CC}

Figure 5. AC Measurement I/O Waveform




Figure 6. AC Measurement Load Circuit




Table 4. Capacitance

Symbol	Parameter ^(1,2)	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance on all pins (except DQ)	V _{IN} = 0V		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		8	pF

Note: 1. Sampled only, not 100% tested.
2. At T_A = 25°C, f = 1 MHz, V_{CC} = 1.8V.

Table 5. DC Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I _{CC1} ^(1,2)	Operating Supply Current	V _{CC} = 1.95V, f = 1/t _{AVAV} , I _{OUT} = 0mA			12	mA
I _{CC2} ⁽³⁾	Operating Supply Current	V _{CC} = 1.95V, f = 1MHz, I _{OUT} = 0mA			2	mA
I _{LI}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	-1		1	μA
I _{LO} ⁽⁴⁾	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}	-1		1	μA
I _{SB} ⁽³⁾	Standby Supply Current CMOS	V _{CC} = 1.95V, $\overline{E1} \geq V_{CC} - 0.2V$ or $E2 \leq 0.2V$ or $\overline{UB} = \overline{LB} \geq V_{CC} - 0.2V$, f = 0		1	15	μA
V _{IH}	Input High Voltage		1.4		V _{CC} + 0.4	V
V _{IL}	Input Low Voltage		-0.5		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -100μA	1.5			V
V _{OL}	Output Low Voltage	I _{OL} = 100μA			0.2	V

Note: 1. Average AC current, cycling at t_{AVAV} minimum.
2. $\overline{E1} = V_{IL}$, E2 = V_{IH}, \overline{UB} or/and $\overline{LB} = V_{IL}$, V_{IN} = V_{IH} or V_{IL}.
3. $\overline{E1} \leq 0.2V$ or E2 ≥ V_{CC} - 0.2V, \overline{LB} or/and $\overline{UB} \leq 0.2V$, V_{IN} ≤ 0.2V or V_{IN} ≥ V_{CC} - 0.2V.
4. Output disabled.

OPERATION

The M68AR512D has a Chip Enable power down feature which invokes an automatic standby mode whenever Chip Enable is de-asserted ($\overline{E1}$ = High) or Chip Select is asserted ($E2$ = Low), or $\overline{UB}/\overline{LB}$ are de-asserted ($\overline{UB}/\overline{LB}$ = High). An Output Enable (\overline{G}) signal provides a high speed tri-state con-

trol, allowing fast read/write cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs \overline{W} , $\overline{E1}$, \overline{LB} and \overline{UB} as summarized in the Operating Modes table (see Table 6).

Table 6. Operating Modes

Operation	$\overline{E1}$	$E2$	\overline{W}	\overline{G}	\overline{LB}	\overline{UB}	DQ0-DQ7	DQ8-DQ15	Power
Deselected/Power-down	V_{IH}	X	X	X	X	X	Hi-Z	Hi-Z	Standby (I_{SB})
Deselected/Power-down	X	V_{IL}	X	X	X	X	Hi-Z	Hi-Z	Standby (I_{SB})
Deselected/Power-down	X	X	X	X	V_{IH}	V_{IH}	Hi-Z	Hi-Z	Standby (I_{SB})
Lower Byte Read	V_{IL}	V_{IH}	V_{IH}	V_{IL}	V_{IL}	V_{IH}	Data Output	Hi-Z	Active (I_{CC})
Lower Byte Write	V_{IL}	V_{IH}	V_{IL}	X	V_{IL}	V_{IH}	Data Input	Hi-Z	Active (I_{CC})
Output Disabled	V_{IL}	V_{IH}	X	V_{IH}	X	X	Hi-Z	Hi-Z	Active (I_{CC})
Upper Byte Read	V_{IL}	V_{IH}	V_{IH}	V_{IL}	V_{IH}	V_{IL}	Hi-Z	Data Output	Active (I_{CC})
Upper Byte Write	V_{IL}	V_{IH}	V_{IL}	X	V_{IH}	V_{IL}	Hi-Z	Data Input	Active (I_{CC})
Word Read	V_{IL}	V_{IH}	V_{IH}	V_{IL}	V_{IL}	V_{IL}	Data Output	Data Output	Active (I_{CC})
Word Write	V_{IL}	V_{IH}	V_{IL}	X	V_{IL}	V_{IL}	Data Input	Data Input	Active (I_{CC})


Note: X = V_{IH} or V_{IL} .

Read Mode

The M68AR512D, when Chip Select ($E2$) is High, is in the read mode whenever Write Enable (\overline{W}) is High with Output Enable (\overline{G}) Low, and Chip Enable ($\overline{E1}$) is asserted. This provides access to data from eight or sixteen, depending on the status of the signal \overline{UB} and \overline{LB} , of the 8,388,608 locations in the static memory array, specified by the 19 address inputs. Valid data will be available at the


eight or sixteen output pins within t_{AVQV} after the last stable address, providing \overline{G} is Low and $\overline{E1}$ is Low. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (t_{ELQV} , t_{GLQV} or t_{BLQV}) rather than the address. Data out may be indeterminate at t_{ELQX} , t_{GLQX} and t_{BLQX} , but data lines will always be valid at t_{AVQV} .

Figure 7. Address Controlled, Read Mode AC Waveforms



Note: $\overline{E1}$ = Low, $E2$ = High, \overline{G} = Low, \overline{W} = High, \overline{UB} = Low and/or \overline{LB} = Low.

Figure 8. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms



Note: Write Enable (\bar{W}) = High

Figure 9. Chip Enable or $\bar{U}B/\bar{L}B$ Controlled, Standby Mode AC Waveforms




Table 7. Read and Standby Mode AC Characteristics

Symbol	Parameter	M68AR512D		Unit
			70	
t_{AVAV}	Read Cycle Time	Min	70	ns
t_{AVQV}	Address Valid to Output Valid	Max	70	ns
$t_{AXQX}^{(1)}$	Data hold from address change	Min	5	ns
$t_{BHQZ}^{(2,3)}$	Upper/Lower Byte Enable High to Output Hi-Z	Max	25	ns
t_{BLQV}	Upper/Lower Byte Enable Low to Output Valid	Max	70	ns
$t_{BLQX}^{(1)}$	Upper/Lower Byte Enable Low to Output Transition	Min	5	ns
$t_{EHQZ}^{(2,3)}$	Chip Enable High to Output Hi-Z	Max	25	ns
t_{ELQV}	Chip Enable Low to Output Valid	Max	70	ns
$t_{ELQX}^{(1)}$	Chip Enable Low to Output Transition	Min	5	ns
$t_{GHQZ}^{(2,3)}$	Output Enable High to Output Hi-Z	Max	25	ns
t_{GLQV}	Output Enable Low to Output Valid	Max	35	ns
$t_{GLQX}^{(1)}$	Output Enable Low to Output Transition	Min	5	ns
$t_{PD}^{(4)}$	Chip Enable High to Power Down	Max	0	ns
$t_{PU}^{(4)}$	Chip Enable Low to Power Up	Min	70	ns

Note: 1. Test conditions assume transition timing reference level = $0.3V_{CCQ}$ to $0.7V_{CCQ}$.

2. At any given temperature and voltage condition, t_{GHQZ} is less than t_{GLQX} , t_{BHQZ} is less than t_{BLQX} and t_{EHQZ} is less than t_{ELQX} for any given device.

3. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

4. Tested initially and after any design or process changes that may affect these parameters.

Write Mode

The M68AR512D, when Chip Select (E2) is High, is in the Write Mode whenever the \overline{W} and E1 are Low. Either the Chip Enable Input (E1) or the Write Enable input (\overline{W}) must be de-asserted during Address transitions for subsequent write cycles. When $\overline{E1}$ or \overline{W} is Low, and \overline{UB} or \overline{LB} is Low, write cycle begins on the \overline{W} or $\overline{E1}$ falling edge. When E1 and \overline{W} are Low, and $\overline{UB} = \overline{LB} = \text{High}$, write cycle begins on the first falling edge of \overline{UB} or \overline{LB} . Therefore, address setup time is referenced to Write Enable, Chip Enables and $\overline{UB}/\overline{LB}$ as t_{AVWL} , t_{AVEL} and t_{AVBL} respectively, and is determined by the latter occurring falling edge.

The Write cycle can be terminated by the earlier rising edge of E1, \overline{W} , \overline{UB} and \overline{LB} .

If the Output is enabled ($\overline{E1} = \text{Low}$, E2 = High, $\overline{G} = \text{Low}$, \overline{LB} or $\overline{UB} = \text{Low}$), then \overline{W} will return the outputs to high impedance within t_{WLQZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for t_{DVWH} before the rising edge of Write Enable, or for t_{DVEH} before the rising edge of $\overline{E1}$ or for t_{DVBH} before the rising edge of $\overline{UB}/\overline{LB}$, whichever occurs first, and remain valid for t_{WHDX} , t_{EHDX} and t_{BHDX} respectively.

Figure 10. Write Enable Controlled, Write AC Waveforms




Figure 11. Chip Enable Controlled, Write AC Waveforms





Figure 12. $\overline{UB}/\overline{LB}$ Controlled, Write AC Waveforms



Note: 1. During this period DQ0-DQ15 are in output state and input signals should not be applied.

Table 8. Write Mode AC Characteristics

Symbol	Parameter	M68AR512D		Unit
			70	
t _{AVAV}	Write Cycle Time	Min	70	ns
t _{AVBH}	Address Valid to $\overline{\text{LB}}$, $\overline{\text{UB}}$ High	Min	60	ns
t _{AVBL}	Address Valid to $\overline{\text{LB}}$, $\overline{\text{UB}}$ Low	Min	0	ns
t _{AVEH}	Address Valid to Chip Enable High	Min	60	ns
t _{AVEL}	Address valid to Chip Enable Low	Min	0	ns
t _{AVWH}	Address Valid to Write Enable High	Min	60	ns
t _{AVWL}	Address Valid to Write Enable Low	Min	0	ns
t _{BHAX}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ High to Address Transition	Min	0	ns
t _{BHDX}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ High to Input Transition	Min	0	ns
t _{BLBH}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ Low to $\overline{\text{LB}}$, $\overline{\text{UB}}$ High	Min	60	ns
t _{BLEH}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ Low to Chip Enable High	Min	60	ns
t _{BLWH}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ Low to Write Enable High	Min	60	ns
t _{DVBH}	Input Valid to $\overline{\text{LB}}$, $\overline{\text{UB}}$ High	Min	30	ns
t _{DVEH}	Input Valid to Chip Enable High	Min	30	ns
t _{DVWH}	Input Valid to Write Enable High	Min	30	ns
t _{EHAX}	Chip Enable High to Address Transition	Min	0	ns
t _{EHDX}	Chip enable High to Input Transition	Min	0	ns
t _{ELBH}	Chip Enable Low to $\overline{\text{LB}}$, $\overline{\text{UB}}$ High	Min	60	ns
t _{ELEH}	Chip Enable Low to Chip Enable High	Min	60	ns
t _{ELWH}	Chip Enable Low to Write Enable High	Min	60	ns
t _{WHAX}	Write Enable High to Address Transition	Min	0	ns
t _{WHDX}	Write Enable High to Input Transition	Min	0	ns
t _{WHQX} ⁽¹⁾	Write Enable High to Output Transition	Min	5	ns
t _{WLBH}	Write Enable Low to $\overline{\text{LB}}$, $\overline{\text{UB}}$ High	Min	60	ns
t _{WLEH}	Write Enable Low to Chip Enable High	Min	60	ns
t _{WLQZ} ^(1, 2)	Write Enable Low to Output Hi-Z	Max	20	ns
t _{WLWH}	Write Enable Low to Write Enable High	Min	60	ns

Note: 1. At any given temperature and voltage condition, t_{WHQZ} is less than t_{WLQX} for any given device.

2. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

Figure 13. $\overline{E1}$ Controlled, Low V_{CC} Data Retention AC Waveforms




Figure 14. $E2$ Controlled, Low V_{CC} Data Retention AC Waveforms





Table 9. Low V_{CC} Data Retention Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$I_{CCDR}^{(1)}$	Supply Current (Data Retention)	$V_{CC} = 1.0V, \overline{E1} \geq V_{CC} - 0.2V$ or $E2 \leq 0.2V$ or $\overline{UB/LB} \geq V_{CC} - 0.2V, f = 0^{(3)}$		0.1	8	μA
$t_{CDR}^{(2)}$	Chip deselected to Data Retention Time		0			ns
$t_R^{(2)}$	Operation Recovery Time		t_{AVAV}			ns
$V_{DR}^{(1)}$	Supply Voltage (Data Retention)	$\overline{E1} \geq V_{CC} - 0.2V$ or $E2 \leq 0.2V$ or $\overline{UB/LB} \geq V_{CC} - 0.2V,$ $f = 0$	1.0			V

Note: 1. All other Inputs at $V_{IH} \geq V_{CC} - 0.2V$ or $V_{IL} \leq 0.2V$.
 2. Tested initially and after any design or process changes that may affect these parameters. t_{AVAV} is Read cycle time.
 3. No input may exceed $V_{CC} + 0.3V$.

PACKAGE MECHANICAL

Figure 15. TFBGA48 6x7mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline




Note: Drawing is not to scale.

Table 10. TFBGA48 6x7mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.250	0.400		0.0098	0.0157
A2	0.790			0.0311		
b	0.400	0.350	0.450	0.0157	0.0138	0.0177
D	6.000	5.900	6.100	0.2362	0.2323	0.2402
D1	3.750			0.1476		
ddd			0.100			0.0039
E	7.000	6.900	7.100	0.2756	0.2717	0.2795
E1	5.250			0.2067		
e	0.750	–	–	0.0295	–	–
FD	1.125			0.0443		
FE	0.875			0.0344		
SD	0.375	–	–	0.0148	–	–
SE	0.375	–	–	0.0148	–	–

Figure 16. TFBGA48 8x10mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

Table 11. TFBGA48 8x10mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.260			0.0102	
A2			0.900			0.0354
b		0.350	0.450		0.0138	0.0177
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	3.750	–	–	0.1476	–	–
ddd			0.100			0.0039
E	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	5.250	–	–	0.2067	–	–
e	0.750	–	–	0.0295	–	–
FD	2.125	–	–	0.0837	–	–
FE	2.375	–	–	0.0935	–	–
SD	0.375	–	–	0.0148	–	–
SE	0.375	–	–	0.0148	–	–

PART NUMBERING

Table 12. Ordering Information Scheme

Example:	M68AR512	D	N	70	ZB	6	T
Device Type M68							
Mode A = Asynchronous							
Operating Voltage R = 1.65 to 1.95V							
Array Organization 512 = 8 Mbit (512K x16)							
Option 1 D = 2 Chip Enable; Write and Standby from UB and LB							
Option 2 L = L-Die N = N-Die							
Speed Class 70 = 70 ns							
Package ZB = TFBGA48, 6x7mm, 6x8 ball array 0.75 mm pitch ⁽¹⁾ ZB = TFBGA48, 8x10mm, 6x8 ball array 0.75 mm pitch ⁽²⁾							
Operative Temperature 1 = 0 to 70 °C 6 = -40 to 85 °C							
Shipping T = Tape & Reel Packing							

Note: 1. TFBGA48, 6x7mm is available **only** for the M68AR512DN part.
2. TFBGA48, 8x10mm is available **only** for the M68AR512DL part.

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

REVISION HISTORY**Table 13. Document Revision History**

Date	Version	Revision Details
August 2001	-01	First Issue
08-Oct-2001	-02	Document status moved to Preliminary Data
18-Mar-2002	-03	Document status moved to Data Sheet Temperature range 1 (0 to 70°C) added Tables 3, 5, 6, 7, 8 and 9 clarified Figures 7, 8, 9, 10, 11 and 12 clarified
17-May-2002	-04	Document globally revised
02-Oct-2002	4.1	Revision numbering modified: a minor revision will be indicated by incrementing the digit after the dot, and a major revision, by incrementing the digit before the dot (revision version 04 equals 4.0). Part number changed.
09-Oct-2002	4.2	Part number changed and new salestype added TFBGA48 8x10mm package added (Figure 16, Table 11)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta -
Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com