## 16-BIT D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS (NON INVERTED)

- HIGH SPEED:
$\mathrm{f}_{\mathrm{MAX}}=120 \mathrm{MHz}$ (TYP.) at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- LOW POWER DISSIPATION:
$\mathrm{I}_{\mathrm{CC}}=8 \mu \mathrm{~A}\left(\mathrm{MAX}\right.$.) at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- COMPATIBLE WITH TTL OUTPUTS $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}(\mathrm{MIN}),. \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (MAX.)
- $50 \Omega$ TRANSMISSION LINE DRIVING CAPABILITY
- SYMMETRICAL OUTPUT IMPEDANCE:
$\left|\mathrm{I}_{\mathrm{OH}}\right|=\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}(\mathrm{MIN})$
- OPERATING VOLTAGE RANGE:
$\mathrm{V}_{\mathrm{CC}}(\mathrm{OPR})=4.5 \mathrm{~V}$ to 5.5 V
- IMPROVED LATCH-UP IMMUNITY


## DESCRIPTION

The 74ACT16374 is an advanced high-speed CMOS 16-BIT D-TYPE FLIP-FLOP (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring $\mathrm{C}^{2} \mathrm{MOS}$ tecnology.
This 16 bit D-Type Flip-Flop is controlled by two clock inputs (CK) and two output enable inputs $(\overline{\mathrm{OE}})$. The device can be used as two 8 -bit flip-flops or one 16-bit flip-flop.
On the positive transition of the clock, the Q outputs will be set to the logic state that were setup at the D inputs.
While the ( $\overline{\mathrm{OE})}$ input is low, the outputs will be in a normal logic state (high or low logic level); while $\overline{\mathrm{OE}}$ is high, the outputs will be in a high impedance state.
The output control does not affect the internal operation of flip-flops; that is, the old data can be retained or the new data can be entered even while the outputs are off.
All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.


## ORDER CODES

| PACKAGE | TUBE | T \& R |
| :---: | :---: | :---: |
| TSSOP |  | 74ACT16374TTR |

PIN CONNECTION

| 10 E | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

INPUT AND OUTPUT EQUIVALENT CIRCUIT


## PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | $1 \overline{\mathrm{OE}}$ | 3 State Output Enable <br> Input (Active LOW) |
| $2,3,5,6,8,9$, <br> 11,12 | 1 Q0 to <br> 1 Q7 | 3-State Outputs |
| $13,14,16,17$, <br> $19,20,22,23$ | 2Q0 to <br> $2 \mathrm{Q7}$ | 3-State Outputs |
| 24 | 2 OE | 3 State Output Enable <br> Input (Active LOW) |
| 25 | 2 CK | Clock Input (LOW-to-HIGH <br> Edge Trigger) |
| $36,35,33,32$, <br> $30,29,27,26$ | 2D0 to 2D7 | Data Inputs |
| $47,46,44,43$, <br> $41,40,38,37$ | $1 \mathrm{D0}$ to 1D7 | Data Inputs |
| 48 | 1 CK | Clock Input (LOW-to-HIGH <br> Edge Trigger) |
| $4,10,15,21$, <br> $28,34,39,45$ | GND | Ground (0V) |
| $7,18,31,42$ | VCC | Positive Supply Voltage |

tRUTH TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\mathbf{C K}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| H | X | X | Z |
| L | L | X | NO CHANGE* |
| L | - | L | L |
| L | - | H | H |

X : Don't Care
Z : High Impedance
*IEC LOGIC SYMBOLS


## LOGIC DIAGRAM



This logic diagram has not to be used to estimate propagation delays

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{K}}$ | DC Input Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | DC Output Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC Output Current | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ | DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current | $\pm 400$ | mA |
| $\mathrm{~T}_{\mathrm{stg}}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (10 sec) | 300 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{op}}$ | Operating Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{dt} / \mathrm{dv}$ | Input Rise and Fall Time $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V (note 1$)$ | 8 | $\mathrm{~ns} / \mathrm{V}$ |

1) $\mathrm{V}_{\mathrm{IN}}$ from 0.8 V to 2.0 V

## DC SPECIFICATIONS

| Symbol | Parameter | Test Condition |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & (\mathrm{~V}) \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage | 4.5 | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=0.1 \mathrm{~V} \text { or } \\ \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{gathered}$ | 2.0 | 1.5 |  | 2.0 |  | 2.0 |  | V |
|  |  | 5.5 |  | 2.0 | 1.5 |  | 2.0 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage | 4.5 | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=0.1 \mathrm{~V} \text { or } \\ \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{gathered}$ |  | 1.5 | 0.8 |  | 0.8 |  | 0.8 |  |
|  |  | 5.5 |  |  | 1.5 | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | 4.5 | $\mathrm{I}_{0}=-50 \mu \mathrm{~A}$ | 4.4 | 4.49 |  | 4.4 |  | 4.4 |  |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{O}}=-50 \mu \mathrm{~A}$ | 5.4 | 5.49 |  | 5.4 |  | 5.4 |  |  |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{O}}=-24 \mathrm{~mA}$ | 3.86 |  |  | 3.76 |  | 3.7 |  | V |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{O}}=-24 \mathrm{~mA}$ | 4.86 |  |  | 4.76 |  | 4.7 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | 4.5 | $\mathrm{I}_{\mathrm{O}}=50 \mu \mathrm{~A}$ |  | 0.001 | 0.1 |  | 0.1 |  | 0.1 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{O}}=50 \mu \mathrm{~A}$ |  | 0.001 | 0.1 |  | 0.1 |  | 0.1 |  |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA}$ |  |  | 0.36 |  | 0.44 |  | 0.5 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA}$ |  |  | 0.36 |  | 0.44 |  | 0.5 |  |
| 1 | Input Leakage Current | 5.5 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{l} \mathrm{I}^{\prime}$ | High Impedance Output Leakege Current | 5.5 | $\begin{gathered} V_{I}=V_{I H} \text { or } V_{\mathrm{IL}} \\ V_{O}=V_{C C} \text { or } G N D \end{gathered}$ |  |  | $\pm 0.5$ |  | $\pm 5$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCT }}$ | Max $\mathrm{ICC}^{\text {/Input }}$ | 5.5 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-2.1 \mathrm{~V}$ |  | 0.6 |  |  | 1.5 |  | 1.6 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | 5.5 | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or GND |  |  | 8 |  | 80 |  | 80 | $\mu \mathrm{A}$ |
| IOLD | Dynamic Output Current (note 1, 2) | 5.5 | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ max |  |  |  |  | 75 |  | 50 | mA |
| $\mathrm{I}_{\text {OHD }}$ |  |  | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ min |  |  |  |  | -75 |  | -50 | mA |

1) Maximum test duration 2 ms , one output loaded at time
2) Incident wave switching is guaranteed on transmission lines with impedances as low as $50 \Omega$

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}\right)$

| Symbol | Parameter | Test Condition |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}} \\ & (\mathrm{~V}) \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time CK to Q | $5.0^{(*)}$ |  |  | 4.3 | 6.3 |  | 12.4 |  | 13.2 |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  |  | 4.5 | 6.7 |  | 12.2 |  | 13.1 |  |
| $\mathrm{t}_{\text {PZL }}$ | Output Enable Time | $5.0^{*}$ ) |  |  | 5.7 | 8.5 |  | 13.4 |  | 14.3 |  |
| tpzH |  |  |  |  | 4.8 | 7.2 |  | 11.9 |  | 12.7 |  |
| $\mathrm{t}_{\text {PLZ }}$ | Output Disable Time | $5.0^{(*)}$ |  |  | 5.5 | 8.0 |  | 9.8 |  | 10.2 |  |
| $\mathrm{t}_{\mathrm{PHZ}}$ |  |  |  |  | 4.7 | 6.7 |  | 10.4 |  | 10.9 | ns |
| tw | CLOCK Pulse Width HIGH or LOW | $5.0^{(*)}$ |  | 2.5 | 1.9 |  | 2.9 |  | 2.9 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Setup Time D to CK, HIGH or LOW | $5.0^{*}$ ) |  | 1.6 | <1.0 |  | 1.8 |  | 1.8 |  | ns |
| $t_{h}$ | Hold Time D to CK, HIGH or LOW | $5.0^{(*)}$ |  | 0.3 | -0.8 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | $5.0^{(*)}$ |  | 100 | 120 |  | 60 |  | 60 |  | MHz |

(*) Voltage range is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## CAPACITIVE CHARACTERISTICS

| Symbol | Parameter | Test Condition |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}} \\ & (\mathrm{~V}) \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 5.0 |  |  | 3.6 |  |  |  |  |  | pF |
| Cout | Output Capacitance | 5.0 |  |  | 11 |  |  |  |  |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (note 1) | 5.0 | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 25 |  |  |  |  |  | pF |

1) $\mathrm{C}_{P D}$ is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{C C(o p r)}=C_{P D} \times V_{C C} \times f_{I N}+I_{C C} / 16$ (per circuit)

## TEST CIRCUIT



| Test | Switch |
| :--- | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |
| $\mathrm{t}_{\text {PZL, }} \mathrm{t}_{\text {PLZ }}$ | $2 \mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PHZ }}$ | GND |

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ or equivalent (includes jig and probe capacitance)
$R_{L}=R_{1}=500 \Omega$ or equivalent
$R_{T}=Z_{\text {OUT }}$ of pulse generator (typically $50 \Omega$ )
WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50\% duty cycle)


WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50\% duty cycle)


WAVEFORM 3: CLOCK PULSE WIDTHS ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


TSSOP48 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.2 |  |  | 0.047 |
| A1 | 0.05 |  | 0.15 | 0.002 |  | 0.006 |
| A2 |  | 0.9 |  |  | 0.035 |  |
| b | 0.17 |  | 0.27 | 0.0067 |  | 0.011 |
| c | 0.09 |  | 0.20 | 0.0035 |  | 0.0079 |
| D | 12.4 |  | 12.6 | 0.488 |  | 0.496 |
| E |  | 8.1 BSC |  |  | 0.318 BSC |  |
| E1 | 6.0 |  | 6.2 | 0.236 |  | 0.244 |
| e |  | 0.5 BSC |  |  | 0.0197 BSC |  |
| K | $0^{\circ}$ |  | $8^{\circ}$ | 0 |  | $8^{\circ}$ |
| L | 0.50 |  | 0.75 | 0.020 |  | 0.030 |



## Tape \& Reel TSSOP48 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 60 |  | 30.4 |  |  |  |
| T |  |  | 8.9 | 0.343 |  | 0.352 |
| Ao | 8.7 |  | 13.3 | 0.516 |  | 0.524 |
| Bo | 13.1 |  | 1.7 | 0.059 |  | 0.067 |
| Ko | 1.5 |  | 4.1 | 0.153 |  | 0.161 |
| Po | 3.9 |  | 12.1 | 0.468 |  | 0.476 |
| P | 11.9 |  |  |  |  |  |



Note: Drawing not in scale

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
© http://www.st.com

