

# 8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I<sup>2</sup>C, CAN INTERFACE

#### Memories

- 32K to 60K dual voltage High Density Flash (HDFlash) or ROM with read-out protection capability. In-Application Programming and In-Circuit Programming for HDFlash devices
- 1K to 2K RAM
- HDFlash endurance: 100 cycles, data retention: 20 years at 55°C

## ■ Clock, Reset And Supply Management

- Enhanced low voltage supervisor (LVD) for main supply and auxiliary voltage detector (AVD) with interrupt capability
- Clock sources: crystal/ceramic resonator oscillators, internal RC oscillator, clock security system and bypass for external clock
- PLL for 2x frequency multiplication
- Four power saving modes: Halt, Active-Halt, Wait and Slow

## ■ Interrupt Management


- Nested interrupt controller
- 14 interrupt vectors plus TRAP and RESET
- Top Level Interrupt (TLI) pin
- 15 external interrupt lines (on 4 vectors)

### ■ Up to 64 I/O Ports

- 48 multifunctional bidirectional I/O lines
- 34 alternate function lines
- 16 high sink outputs

## ■ 5 Timers

- Main Clock Controller with: Real time base, Beep and Clock-out capabilities
- Configurable watchdog timer
- Two 16-bit timers with: 2 input captures, 2 output compares, external clock input on one timer, PWM and pulse generator modes
- 8-bit PWM Auto-Reload timer with: 2 input captures, 4 PWM outputs, output compare



and time base interrupt, external clock with event detector

#### 4 Communications Interfaces

- SPI synchronous serial interface
- SCI asynchronous serial interface (LIN compatible)
- I<sup>2</sup>C multimaster interface
- CAN interface (2.0B Passive)

## Analog peripheral

10-bit ADC with 16 input pins

#### Instruction Set

- 8-bit Data Manipulation
- 63 Basic Instructions
- 17 main Addressing Modes
- 8 x 8 Unsigned Multiply Instruction

## Development Tools

- Full hardware/software development package
- In-Circuit Testing capability

#### **Device Summary**

Features	ST72521(M/R/AR)9	ST72521(R/AR)6				
Program memory - bytes	60K	32K				
RAM (stack) - bytes	2048 (256)	1024 (256)				
Operating Voltage	3.8V to 5.5V					
Temp. Range	up to -4	0°C to +125 °C				
Package	TQFP80 14x14 (M), TQFP64 14x14 (R), TQFP64 10x10 (AR)	TQFP64 14x14 (R), TQFP64 10x10 (AR)				

August 2003 1/211

## **Table of Contents**

	ODUCTION	
	DESCRIPTION	_
3 REG	ISTER & MEMORY MAP	14
4 FLAS	SH PROGRAM MEMORY	18
4.1	INTRODUCTION	18
4.2	MAIN FEATURES	18
4.3	STRUCTURE	18
	4.3.1 Read-out Protection	18
4.4	ICC INTERFACE	19
4.5	ICP (IN-CIRCUIT PROGRAMMING)	20
4.6	IAP (IN-APPLICATION PROGRAMMING)	20
4.7	RELATED DOCUMENTATION	20
	4.7.1 Register Description	
5 CEN	TRAL PROCESSING UNIT	
5.1	INTRODUCTION	
5.2	MAIN FEATURES	
5.3	CPU REGISTERS	
6 SUP	PLY, RESET AND CLOCK MANAGEMENT	
6.1	PHASE LOCKED LOOP	
6.2	MULTI-OSCILLATOR (MO)	
6.3	RESET SEQUENCE MANAGER (RSM)	26
	6.3.1 Introduction	
	6.3.2 Asynchronous External RESET pin	
	6.3.3 External Power-On RESET	
	6.3.4 Internal Low Voltage Detector (LVD) RESET	
6.4	SYSTEM INTEGRITY MANAGEMENT (SI)	
	6.4.1 Low Voltage Detector (LVD)	
	6.4.2 Auxiliary Voltage Detector (AVD)	
	6.4.3 Clock Security System (CSS)	
	6.4.4 Low Power Modes	
	6.4.5 Register Description	
	RRUPTS	
7.1	INTRODUCTION	
7.2		
7.3	INTERRUPTS AND LOW POWER MODES	
7.4	CONCURRENT & NESTED MANAGEMENT	
7.5	INTERRUPT REGISTER DESCRIPTION	
7.6	EXTERNAL INTERRUPTS	
77	7.6.1 I/O Port Interrupt Sensitivity	
7.7	EXTERNAL INTERRUPT CONTROL REGISTER (EICR)	
	INTRODUCTION	
8.1 8.2		42 42
0./	$\mathcal{O}(\mathcal{A})$ in $\mathcal{O}(\mathcal{A})$	4/

# **Table of Contents** -

	8.3	WAIT	Г MODE	43
	8.4	ACTI	VE-HALT AND HALT MODES	44
		8.4.1	ACTIVE-HALT MODE	44
		8.4.2	HALT MODE	45
9 I	/O P	-		
	9.1	INTR	ODUCTION	47
	9.2	FUN	CTIONAL DESCRIPTION	47
		9.2.1	Input Modes	47
		9.2.2	Output Modes	47
			Alternate Functions	
	9.3	I/O P	ORT IMPLEMENTATION	50
	9.4	LOW	POWER MODES	50
	9.5	INTE	RRUPTS	50
		9.5.1	I/O Port Implementation	51
10			PERIPHERALS	
	10.1	WAT	CHDOG TIMER (WDG)	53
			Introduction	
			Main Features	
			Functional Description	
			How to Program the Watchdog Timeout	
			Low Power Modes	
			Using Halt Mode with the WDG (WDGHALT option)	
			Interrupts	
			Register Description	
	10.2		N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC).	
		10.2.1	Programmable CPU Clock Prescaler	58
			Clock-out Capability	
			Real Time Clock Timer (RTC)	
			Beeper	
			Low Power Modes	
			Interrupts	
	10.3		A AUTO-RELOAD TIMER (ART)	
	10.0		Introduction	
			Functional Description	
			Register Description	
	10.4		IT TIMER	
		10.4.1	Introduction	70
			Main Features	
		10.4.3	Functional Description	70
			Low Power Modes	
			Interrupts	
			Summary of Timer modes	
	10 5		Register Description	. 83 . 89
	10.0		IAL FERIFUERAL INTERFACE ISELL	റ്

## **Table of Contents**

10.5.1 Introduction	89
10.5.2 Main Features	89
10.5.3 General Description	89
10.5.4 Clock Phase and Clock Polarity	
10.5.5 Error Flags	
10.5.6 Low Power Modes	
10.5.7 Interrupts	
10.5.8 Register Description	
10.6 SERIAL COMMUNICATIONS INTERFACE (SCI)	
10.6.1 Introduction	
10.6.2 Main Features	
10.6.3 General Description	
10.6.4 Functional Description	
10.6.5 Low Power Modes	
10.6.6 Interrupts	
·	
10.6.7 Register Description	
10.7 I2C BUS INTERFACE (I2C)	
10.7.1 Introduction	
10.7.2 Main Features	
10.7.3 General Description	
10.7.4 Functional Description	
10.7.5 Low Power Modes	
10.7.6 Interrupts	
10.7.7 Register Description	
10.8 CONTROLLER AREA NETWORK (CAN)	127
10.8.1 Introduction	127
10.8.2 Main Features	128
10.8.3 Functional Description	128
10.8.4 Register Description	134
10.8.5 List of CAN Cell Limitations	144
10.9 10-BIT A/D CONVERTER (ADC)	152
10.9.1 Introduction	152
10.9.2 Main Features	
10.9.3 Functional Description	153
10.9.4 Low Power Modes	
10.9.5 Interrupts	
10.9.6 Register Description	
11 INSTRUCTION SET	
11.1 CPU ADDRESSING MODES	156
11.1.1 Inherent	
11.1.2 Immediate	
11.1.3 Direct	
11.1.4 Indexed (No Offset, Short, Long)	
11.1.5 Indirect (Short, Long)	
11.1.6 Indirect Indexed (Short, Long)	
11.1.7 Relative mode (Direct, Indirect)	
11.2 INSTRUCTION GROUPS	
12 ELECTRICAL CHARACTERISTICS	159 <b>462</b>
	767

## **Table of Contents** -

12.1 PARAMETER CONDITIONS	162
12.1.1 Minimum and Maximum values	162
12.1.2 Typical values	162
12.1.3 Typical curves	
12.1.4 Loading capacitor	
12.1.5 Pin input voltage	
12.2 ABSOLUTE MAXIMUM RATINGS	
12.2.1 Voltage Characteristics	
12.2.2 Current Characteristics	
12.2.3 Thermal Characteristics	
12.3 OPERATING CONDITIONS	
12.3.1 General Operating Conditions	
12.3.2 Operating Conditions with Low Voltage Detector (LVD)	
12.3.3 Auxiliary Voltage Detector (AVD) Thresholds	
12.3.4 External Voltage Detector (EVD) Thresholds	
12.4.1 RUN and SLOW Modes (Flash devices)	
12.4.2 WAIT and SLOW WAIT Modes (Flash devices)	
12.4.4 WAIT and SLOW WAIT Modes (ROM devices)	
12.4.5 HALT and ACTIVE-HALT Modes	
12.4.6 Supply and Clock Managers	
12.4.7 On-Chip Peripherals	
12.5 CLOCK AND TIMING CHARACTERISTICS	
12.5.1 General Timings	172
12.5.2 External Clock Source	
12.5.3 Crystal and Ceramic Resonator Oscillators	173
12.5.4 RC Oscillators	175
12.5.5 Clock Security System (CSS)	
12.5.6 PLL Characteristics	
12.6 MEMORY CHARACTERISTICS	
12.6.1 RAM and Hardware Registers	
12.6.2 FLASH Memory	
12.7 EMC CHARACTERISTICS	
12.7.1 Functional EMS	
12.7.2 Electro Magnetic Interference (EMI)	
12.7.3 Absolute Electrical Sensitivity	
12.7.4 ESD Pin Protection Strategy	
12.8.1 General Characteristics	
12.8.1 General Characteristics	
12.9 CONTROL PIN CHARACTERISTICS	
12.9.1 Asynchronous RESET Pin	
12.9.2 ICCSEL/VPP PIN	
12.10.18-Bit PWM-ART Auto-Reload Timer	
12.10.18-Bit PWW-ART Auto-Reload Timer	
12.10.210 DR HIIIO	107

## **Table of Contents**

12.11 COMMUNICATION INTERFACE CHARACTERISTICS	188
12.11.1SPI - Serial Peripheral Interface	188
12.11.2CAN - Controller Area Network Interface	190
12.11.3I2C - Inter IC Control Interface	
12.12 10-BIT ADC CHARACTERISTICS	
12.12.1Analog Power Supply and Reference Pins	
12.12.2General PCB Design Guidelines	
12.12.3ADC Accuracy	194
13 PACKAGE CHARACTERISTICS	
13.1 PACKAGE MECHANICAL DATA	
13.2 THERMAL CHARACTERISTICS	
13.3 SOLDERING AND GLUEABILITY INFORMATION	
14 ST72521 DEVICE CONFIGURATION AND ORDERING INFORMATION	
14.1 FLASH OPTION BYTES	
14.2 DEVICE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE	201
14.2.1 Version-Specific Sales Conditions	
14.3 DEVELOPMENT TOOLS	
14.3.1 Socket and Emulator Adapter Information	
14.4 ST7 APPLICATION NOTES	204
15 IMPORTANT NOTES	206
15.1 SILICON IDENTIFICATION	206
15.2 ALL FLASH AND ROM DEVICES	206
15.2.1 External RC option	206
15.2.2 CSS Function	
15.2.3 Safe Connection of OSC1/OSC2 Pins	
15.2.4 Unexpected Reset Fetch	
15.2.5 Internal RC Oscillator with LVD	
15.2.6 Read-out protection with LVD	
15.2.8 I/O behaviour during ICC mode entry sequence	
15.2.9 CAN Cell Limitations	
15.3 FLASH REV "S" AND ROM REV "W"	
15.3.1 External clock source with PLL	208
15.3.2 LVD Startup behaviour	208
15.3.3 I/O Port D Configuration	208
15.4 FLASH REV "S" DEVICES ONLY	208
15.4.1 LVD Operation	208
16 SUMMARY OF CHANGES	210

To obtain the most recent version of this datasheet, please check at www.st.com>products>technical literature>datasheet. Please also pay special attention to the Section "IMPORTANT NOTES" on page 206

## 1 INTRODUCTION


The ST72521(A)R and ST72521M devices are members of the ST7 microcontroller family designed for mid-range applications with a CAN bus interface (Controller Area Network).

All devices are based on a common industrystandard 8-bit core, featuring an enhanced instruction set and are available with FLASH or ROM program memory.

Under software control, all devices can be placed in WAIT, SLOW, ACTIVE-HALT or HALT mode, reducing power consumption when the application is in idle or stand-by state.


The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

Figure 1. Device Block Diagram




## **2 PIN DESCRIPTION**

Figure 2. 80-Pin TQFP 14x14 Package Pinout



## PIN DESCRIPTION (Cont'd)

Figure 3. 64-Pin TQFP 14x14 and 10x10 Package Pinout



## PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to See "ELECTRICAL CHARACTERISTICS" on page 162.

## **Legend / Abbreviations for Table 1:**

Type: I = input, O = output, S = supply

Input level: A = Dedicated analog input In/Output level:  $C = CMOS \ 0.3V_{DD}/0.7V_{DD}$ 

In/Output level:  $C = CMOS~0.3V_{DD}/0.7V_{DD}$   $C_{T} = CMOS~0.3V_{DD}/0.7V_{DD}$  with input trigger  $T_{T} = TTL~0.8V~/~2V$  with Schmitt trigger

Output level: HS = 20mA high sink (on N-buffer only)

Port and control configuration:

Input: float = floating, wpu = weak pull-up, int = interrupt <sup>1)</sup>, ana = analog

- Output: OD = open drain  $^{2)}$ , PP = push-pull

Refer to "I/O PORTS" on page 47 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

**Table 1. Device Pin Description** 

Pin n°				Level		Port						Main	
980	964	Pin Name	Type	ut	out		Inp	out		Out	tput	function (after Alternate function	
TQFP80	TQFP64		-	Input	Output	float	ndw	int	ana	ОО	Ъ	reset)	
1	1	PE4 (HS)	I/O	$C_T$	HS	Х	Χ			Χ	Χ	Port E4	
2	2	PE5 (HS)	I/O	$C_{T}$	HS	X	Χ			Χ	Х	Port E5	
3	3	PE6 (HS)	I/O	$C_T$	HS	X	Χ			Χ	Х	Port E6	
4	4	PE7 (HS)	I/O	$C_T$	HS	X	Χ			Χ	Χ	Port E7	
5	5	PB0/PWM3	I/O	$C_T$		Χ	е	i2		Χ	Χ	Port B0	PWM Output 3
6	6	PB1/PWM2	I/O	$C_T$		Χ	е	i2		Χ	Χ	Port B1	PWM Output 2
7	7	PB2/PWM1	I/O	$C_T$		Χ	е	i2		Χ	Χ	Port B2	PWM Output 1
8	8	PB3/PWM0	I/O	$C_{T}$		X		ei2		Χ	Χ	Port B3	PWM Output 0
9	-	PG0	I/O	$T_T$		Χ	Χ			Χ	Χ	Port G0	
10	-	PG1	I/O	$T_T$		Χ	Χ			Χ	Χ	Port G1	
11	-	PG2	I/O	$T_T$		Χ	Χ			Χ	Χ	Port G2	
12	-	PG3	I/O	$T_T$		Χ	Χ			Χ	Χ	Port G3	
13	9	PB4 (HS)/ARTCLK	I/O	$C_{T}$	HS	Χ	е	i3		Χ	Χ	Port B4	PWM-ART External Clock
14	10	PB5/ARTIC1	I/O	$C_T$		X	е	i3		Χ	Χ	Port B5	PWM-ART Input Capture 1
15	11	PB6/ARTIC2	I/O	$C_T$		Χ	е	i3		Χ	Χ	Port B6	PWM-ART Input Capture 2
16	12	PB7	I/O	$C_{T}$		Χ		ei3		Χ	Χ	Port B7	
17	13	PD0 /AIN0	I/O	$C_{T}$		Χ	Χ		Χ	Χ	Χ	Port D0	ADC Analog Input 0
18	14	PD1/AIN1	I/O	$C_{T}$		Χ	Χ		Χ	Χ	Χ	Port D1 ADC Analog Input 1	
19	15	PD2/AIN2	I/O	$C_{T}$		Х	Χ		Χ	Χ	Х	Port D2 ADC Analog Input 2	
20	16	PD3/AIN3	I/O	$C_{T}$		Х	Χ		Χ	Χ	Х	Port D3 ADC Analog Input 3	
21	-	PG6	I/O	$T_T$		Х	Χ			Χ	Χ	Port G6	
22	-	PG7	I/O	T <sub>T</sub>		Х	Χ			Χ	Χ	Port G7	
23	17	PD4/AIN4	I/O	$C_T$		X	Χ		Χ	Х	Χ	Port D4	ADC Analog Input 4

Pin	n°			Level				P	ort			Main		
086	964	Pin Name	Туре	Ħ	out		In	put		Out	tput	function (after	Alternate	function
TQFP80	TQFP64		-	Input	Output	float	ndw	int	ana	ОО	ЪР	reset)		
24	18	PD5/AIN5	I/O	$C_T$		Х	Х		Χ	Χ	Х	Port D5	ADC Analog I	nput 5
25	19	PD6/AIN6	I/O	$C_T$		Х	Х		Χ	Х	Х	Port D6	ADC Analog I	nput 6
26	20	PD7/AIN7	I/O	$C_T$		Χ	Χ		Χ	Χ	Χ	Port D7	ADC Analog I	nput 7
27	21	V <sub>AREF</sub>	I									Analog R	eference Voltag	ge for ADC
28	22	V <sub>SSA</sub>	S									Analog G	round Voltage	
29	23	$V_{DD\_3}$	S									Digital Ma	ain Supply Volta	age
30	24	V <sub>SS_3</sub>	S									Digital Gr	ound Voltage	
31	-	PG4	I/O	T <sub>T</sub>		Х	Χ			Χ	Х	Port G4		
32	-	PG5	I/O	T <sub>T</sub>		Х	Х			Х	Х	Port G5		
33	25	PF0/MCO/AIN8	I/O	СТ		Х	е	i1	Х	Х	Х	Port F0	Main clock out (f <sub>OSC</sub> /2)	ADC Analog Input 8
34	26	PF1 (HS)/BEEP	I/O	$C_T$	HS	Χ	е	i1		Χ	Χ	Port F1	Beep signal o	utput
35	27	PF2 (HS)	I/O	$C_{T}$	HS	Χ		ei1		Χ	Χ	Port F2		
36	28	PF3/OCMP2_A/AIN9	I/O	СТ		х	х		Х	Х	Х	Port F3	Timer A Output Compare 2	ADC Analog Input 9
37	29	PF4/OCMP1_A/AIN10	I/O	Ст		х	х		Х	Х	Х	Port F4	Timer A Output Compare	ADC Analog Input 10
38	30	PF5/ICAP2_A/AIN11	I/O	СТ		Х	Х		Х	Х	Х	Port F5	Timer A Input Capture 2	ADC Analog Input 11
39	31	PF6 (HS)/ICAP1_A	I/O	$C_{T}$	HS	X	Χ			Х	Х	Port F6	Timer A Input	Capture 1
40	32	PF7 (HS)/EXTCLK_A	I/O	C <sub>T</sub>	HS	X	Х			Х	Х	Port F7	Timer A Exter Source	nal Clock
41	33	$V_{DD_0}$	S									Digital Ma	ain Supply Volta	age
42	34	$V_{SS_0}$	S									Digital Gr	ound Voltage	
43	35	PC0/OCMP2_B/AIN12	I/O	Ст		х	х		Х	Х	х	Port C0	Timer B Output Compare 2	ADC Analog Input 12
44	36	PC1/OCMP1_B/AIN13	I/O	СТ		х	Х		Х	Х	Х	Port C1	Timer B Output Compare	ADC Analog Input 13
45	37	PC2 (HS)/ICAP2_B	I/O	$C_{T}$	HS	Χ	Χ			Χ	Χ	Port C2	Timer B Input	Capture 2
46	38	PC3 (HS)/ICAP1_B	I/O	$C_{T}$	HS	Х	Х			Χ	Χ	Port C3	Timer B Input	Capture 1
47	39	PC4/MISO/ICCDATA	I/O	СТ		х	Х			Х	Х	Port C4	SPI Master In / Slave Out Data	ICC Data Input
48	40	PC5/MOSI/AIN14	I/O	СТ		х	х		Х	Х	Х	Port C5	SPI Master Out/Slave In Data	ADC Analog Input 14
49	-	PH0	I/O	T <sub>T</sub>		Х	Х			Χ	Χ	Port H0		
50	-	PH1	I/O	T <sub>T</sub>		Х	Х			Χ	Χ	Port H1		
51	-	PH2	I/O	$T_T$		Х	Х			Χ	Χ	Port H2		



Pin n°				Level		Port						Main			
08c	964	Pin Name	Туре	rt	out		Inp	out		Out	tput	function (after Alternate functio		function	
TQFP80	TQFP64		-	Input	Output	float	ndw	int	ana	ОО	Ъ	reset)			
52	-	PH3	I/O	$T_T$		Х	Χ			Χ	Х	Port H3			
53	41	PC6/SCK/ICCCLK	I/O	СТ		Х	Х			Х	Х	Port C6	SPI Serial Clock	ICC Clock Output	
54	42	PC7/SS/AIN15	I/O	СТ		х	Х		Х	Х	Х	Port C7	SPI Slave Select (active low)	ADC Analog Input 15	
55	43	PA0	I/O	$C_{T}$		Х	е	i0		Χ	Х	Port A0			
56	44	PA1	I/O	$C_{T}$		Х	е	i0		Χ	Х	Port A1			
57	45	PA2	I/O	$C_{T}$		Χ	е	i0		Χ	Х	Port A2			
58	46	PA3 (HS)	I/O	$C_{T}$	HS	Х		ei0		Χ	Х	Port A3			
59	47	V <sub>DD_1</sub>	S									Digital Ma	ain Supply Volta	age	
60	48	V <sub>SS_1</sub>	S									Digital Gr	ound Voltage		
61	49	PA4 (HS)	I/O	$C_T$	HS	Х	Χ			Χ	Х	Port A4			
62	50	PA5 (HS)	I/O	C <sub>T</sub>	HS	Х	Χ			Χ	Х	Port A5	Port A5		
63	51	PA6 (HS)/SDAI	I/O	C <sub>T</sub>	HS	Х				Т		Port A6	Port A6   I <sup>2</sup> C Data <sup>1)</sup>		
64	52	PA7 (HS)/SCLI	I/O	Ст	HS	Х				Т		Port A7	I <sup>2</sup> C Clock <sup>1)</sup>		
65	53	V <sub>PP</sub> / ICCSEL	I									mode, this voltage in for more	ed low. In flash s pin acts as the put V <sub>PP</sub> . See S details. High vo d to ROM devid	e programming Section 12.9.2 Itage must not	
66	54	RESET	I/O	$C_T$								Top priori	ty non maskab	le interrupt.	
67	55	EVD										External	oltage detecto	r	
68	56	TLI	ı	$C_T$		Χ		Χ				Top level	interrupt input	pin	
69	-	PH4	I/O	T <sub>T</sub>		Х	Χ			Χ	Х	Port H4			
70	-	PH5	I/O	T <sub>T</sub>		Х	Χ			Χ	Х	Port H5			
71	-	PH6	I/O	T <sub>T</sub>		Х	Х			Х	Х	Port H6			
72	-	PH7	I/O	T <sub>T</sub>		Х	Χ			Χ	Х	Port H7			
73	57	V <sub>SS_2</sub>	S									Digital Gr	ound Voltage		
74	58	OSC2 <sup>3)</sup>	I/O									Resonato	r oscillator inve	erter output	
75	59	OSC1 <sup>3)</sup>	I									External clock input or Resonator oscillator inverter input			
76	60	$V_{DD_2}$	S									Digital Main Supply Voltage			
77	61	PE0/TDO	I/O	$C_{T}$		Х	Χ			Χ	Χ	Port E0   SCI Transmit Data Out			
78	62	PE1/RDI	I/O	$C_{T}$		Х	Χ			Χ	Х	Port E1 SCI Receive Data In			
79	63	PE2/CANTX	I/O	$C_{T}$			Х					Port E2 CAN Transmit Data Output			
80	64	PE3/CANRX	I/O	Ст		Х	Χ			Χ	Χ	Port E3	<u>'</u>		

## Notes:

1. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input,

else the configuration is floating interrupt input.

- 2. In the open drain output column, "T" defines a true open drain I/O (P-Buffer and protection diode to  $V_{DD}$  are not implemented). See See "I/O PORTS" on page 47. and Section 12.8 I/O PORT PIN CHARACTERISTICS for more details.
- 3. OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscillator; see Section 1 INTRODUCTION and Section 12.5 CLOCK AND TIMING CHARACTERISTICS for more details.
- 4. On the chip, each I/O port has 8 pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.

## **3 REGISTER & MEMORY MAP**

As shown in Figure 4, the MCU is capable of addressing 64K bytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, up to 2Kbytes of RAM and up to 60Kbytes of user program memory. The RAM space includes up to 256 bytes for the stack from 0100h to 01FFh.

The highest address bytes contain the user reset and interrupt vectors.

**IMPORTANT:** Memory locations marked as "Reserved" must never be accessed. Accessing a reseved area can have unpredictable effects on the device.

Figure 4. Memory Map




Table 2. Hardware Register Map

Address	Block	Register Label	Register Name	Reset Status	Remarks
0000h 0001h 0002h	Port A	PADR PADDR PAOR	Port A Data Register Port A Data Direction Register Port A Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W R/W
0003h 0004h 0005h	Port B	PBDR PBDDR PBOR	Port B Data Register Port B Data Direction Register Port B Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W R/W
0006h 0007h 0008h	Port C	PCDR PCDDR PCOR	Port C Data Register Port C Data Direction Register Port C Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W R/W
0009h 000Ah 000Bh	Port D	PDDR PDDDR PDOR	Port D Data Register Port D Data Direction Register Port D Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W R/W
000Ch 000Dh 000Eh	Port E	PEDR PEDDR PEOR	Port E Data Register Port E Data Direction Register Port E Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W <sup>2)</sup> R/W <sup>2)</sup>
000Fh 0010h 0011h	Port F	PFDR PFDDR PFOR	Port F Data Register Port F Data Direction Register Port F Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W R/W
0012h 0013h 0014h	Port G <sup>2)</sup>	PGDR PGDDR PGOR	Port G Data Register Port G Data Direction Register Port G Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W R/W
0015h 0016h 0017h	Port H <sup>2)</sup>	PHDR PHDDR PHOR	Port H Data Register Port H Data Direction Register Port H Option Register	00h <sup>1)</sup> 00h 00h	R/W R/W R/W
0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh	I <sup>2</sup> C	I2CCR I2CSR1 I2CSR2 I2CCCR I2COAR1 I2COAR2 I2CDR	I <sup>2</sup> C Control Register I <sup>2</sup> C Status Register 1 I <sup>2</sup> C Status Register 2 I <sup>2</sup> C Clock Control Register I <sup>2</sup> C Own Address Register 1 I <sup>2</sup> C Own Address Register 2 I <sup>2</sup> C Data Register	00h 00h 00h 00h 00h 00h	R/W Read Only Read Only R/W R/W R/W
001Fh 0020h			Reserved Area (2 Bytes)		
0021h 0022h 0023h	SPI	SPIDR SPICR SPICSR	SPI Data I/O Register SPI Control Register SPI Control/Status Register	xxh 0xh 00h	R/W R/W R/W



Address	Block	Register Label	Register Name	Reset Status	Remarks
0024h		ISPR0	Interrupt Software Priority Register 0	FFh	R/W
0025h		ISPR1	Interrupt Software Priority Register 1	FFh	R/W
0026h	.=-	ISPR2	Interrupt Software Priority Register 2	FFh	R/W
0027h	ITC	ISPR3	Interrupt Software Priority Register 3	FFh	R/W
0028h		EICR	External Interrupt Control Register	00h	R/W
0029h	FLASH	FCSR	Flash Control/Status Register	00h	R/W
002Ah	WATCHDOG	WDGCR	Watchdog Control Register	7Fh	R/W
002Bh		SICSR	System Integrity Control/Status Register	000x 000x b	R/W
002Ch 002Dh	MCC	MCCSR MCCBCR	Main Clock Control / Status Register Main Clock Controller: Beep Control Register	00h 00h	R/W R/W
552511			Clock Controller. Boop Control Register	33.1	
002Eh					
to			Reserved Area (3 Bytes)		
0030h			reserved rived (o Bytes)		
000011		_			
0031h		TACR2	Timer A Control Register 2	00h	R/W
0032h		TACR1	Timer A Control Register 1	00h	R/W
0033h		TACSR	Timer A Control/Status Register	xxxx x0xx b	R/W
0033h		TAIC1HR	Timer A Control Capture 1 High Register	xxh	Read Only
003411 0035h		TAICTHR TAIC1LR			•
			Timer A Input Capture 1 Low Register	xxh	Read Only R/W
0036h		TAOC1HR	Timer A Output Compare 1 High Register	80h	
0037h	TIMED	TAOC1LR	Timer A Output Compare 1 Low Register	00h	R/W
0038h	TIMER A	TACHR	Timer A Counter High Register	FFh	Read Only
0039h		TACLR	Timer A Counter Low Register	FCh	Read Only
003Ah		TAACHR	Timer A Alternate Counter High Register	FFh	Read Only
003Bh		TAACLR	Timer A Alternate Counter Low Register	FCh	Read Only
003Ch		TAIC2HR	Timer A Input Capture 2 High Register	xxh	Read Only
003Dh		TAIC2LR	Timer A Input Capture 2 Low Register	xxh	Read Only
003Eh		TAOC2HR	Timer A Output Compare 2 High Register	80h	R/W
003Fh		TAOC2LR	Timer A Output Compare 2 Low Register	00h	R/W
0040h		1	Reserved Area (1 Byte)		
		T	T		
0041h		TBCR2	Timer B Control Register 2	00h	R/W
0042h		TBCR1	Timer B Control Register 1	00h	R/W
0043h		TBCSR	Timer B Control/Status Register	xxxx x0xx b	R/W
0044h		TBIC1HR	Timer B Input Capture 1 High Register	xxh	Read Only
0045h		TBIC1LR	Timer B Input Capture 1 Low Register	xxh	Read Only
0046h		TBOC1HR	Timer B Output Compare 1 High Register	80h	R/W
0047h		TBOC1LR	Timer B Output Compare 1 Low Register	00h	R/W
0048h	TIMER B	TBCHR	Timer B Counter High Register	FFh	Read Only
0049h		TBCLR	Timer B Counter Low Register	FCh	Read Only
004Ah		TBACHR	Timer B Alternate Counter High Register	FFh	Read Only
004An		TBACLR	Timer B Alternate Counter Low Register	FCh	Read Only
004Bh		TBIC2HR	Timer B Input Capture 2 High Register	xxh	Read Only
004Ch 004Dh		TBIC2HK		xxh	Read Only
		TBOC2LR	Timer B Input Capture 2 Low Register Timer B Output Compare 2 High Register	80h	Read Only
004EF		B HR	THURS BUILDING COMPAIN / HIGH REGISTER	. xun	rs / v/v/
004Eh 004Fh		TBOC2LR	Timer B Output Compare 2 Low Register	00h	R/W

Address	Block	Register Label	Register Name	Reset Status	Remarks
0050h 0051h 0052h 0053h 0054h 0055h 0056h 0057h	SCI	SCISR SCIDR SCIBRR SCICR1 SCICR2 SCIERPR SCIETPR	SCI Status Register SCI Data Register SCI Baud Rate Register SCI Control Register 1 SCI Control Register 2 SCI Extended Receive Prescaler Register Reserved area SCI Extended Transmit Prescaler Register	C0h xxh 00h x000 0000b 00h 00h 	Read Only R/W R/W R/W R/W R/W
0058h 0059h			Reserved Area (2 Bytes)		
005Ah 005Bh 005Ch 005Dh 005Eh 005Fh 0060h to 006Fh	CAN	CANISR CANICR CANCSR CANBRPR CANBTR CANPSR	CAN Interrupt Status Register CAN Interrupt Control Register CAN Control / Status Register CAN Baud Rate Prescaler Register CAN Bit Timing Register CAN Page Selection Register First address to Last address of CAN page x	00h 00h 00h 00h 23h 00h	R/W R/W R/W R/W R/W See CAN Description
0070h 0071h 0072h	ADC	ADCCSR ADCDRH ADCDRL	Control/Status Register Data High Register Data Low Register	00h 00h 00h	R/W Read Only Read Only
0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh	PWM ART	PWMDCR3 PWMDCR1 PWMDCR0 PWMCR ARTCSR ARTCAR ARTARR ARTICCSR ARTICCSR ARTICCSR	PWM AR Timer Duty Cycle Register 3 PWM AR Timer Duty Cycle Register 2 PWM AR Timer Duty Cycle Register 1 PWM AR Timer Duty Cycle Register 0 PWM AR Timer Control Register Auto-Reload Timer Control/Status Register Auto-Reload Timer Counter Access Register Auto-Reload Timer Auto-Reload Register AR Timer Input Capture Control/Status Reg. AR Timer Input Capture Register 1 AR Timer Input Capture Register 1	00h 00h 00h 00h 00h 00h 00h 00h	R/W R/W R/W R/W R/W R/W R/W R/W Read Only Read Only
007Eh 007Fh			Reserved Area (2 Bytes)		

Legend: x=undefined, R/W=read/write

## Notes:

1. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.

2. The bits associated with unavailable pins must always keep their reset value.

## **4 FLASH PROGRAM MEMORY**

#### 4.1 Introduction

The ST7 dual voltage High Density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a Byte-by-Byte basis using an external V<sub>PP</sub> supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (In-Circuit Programming) or IAP (In-Application Programming).

The array matrix organisation allows each sector to be erased and reprogrammed without affecting other sectors.

#### 4.2 Main Features

- Three Flash programming modes:
  - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
  - ICP (In-Circuit Programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
  - IAP (In-Application Programming) In this mode, all sectors except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Read-out protection against piracy
- Register Access Security System (RASS) to prevent accidental programming or erasing

## 4.3 Structure

The Flash memory is organised in sectors and can be used for both code and data storage.

Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see Table 3). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see Figure 5). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 3. Sectors available in Flash devices

Flash Size (bytes)	Available Sectors				
4K	Sector 0				
8K	Sectors 0,1				
> 8K	Sectors 0,1, 2				

#### 4.3.1 Read-out Protection

Read-out protection, when selected, makes it impossible to extract the memory content from the microcontroller, thus preventing piracy. Even ST cannot access the user code.


In flash devices, this protection is removed by reprogramming the option. In this case, the entire program memory is first automatically erased and the device can be reprogrammed.

Read-out protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP\_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.

**Note:** The LVD is not supported if read-out protection is enabled

Figure 5. Memory Map and Sector Address



## FLASH PROGRAM MEMORY (Cont'd)


### 4.4 ICC Interface

ICC needs a minimum of 4 and up to 6 pins to be connected to the programming tool (see Figure 6). These pins are:

- RESET: device reset
- V<sub>SS</sub>: device power supply ground

- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input/output serial data pin
- ICCSEL/V<sub>PP</sub>: programming voltage
- OSC1(or OSCIN): main clock input for external source (optional)
- V<sub>DD</sub>: application board power supply (optional, see Figure 6, Note 3)

Figure 6. Typical ICC Interface



#### Notes:

- 1. If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.
- 2. During the IC<u>C session</u>, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor<1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R>1K or a reset man-
- agement IC with open drain output and pull-up resistor>1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.
- 3. The use of Pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.
- 4. Pin 9 has to be connected to the OSC1 or OSCIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.

## FLASH PROGRAM MEMORY (Cont'd)

## 4.5 ICP (In-Circuit Programming)

To perform ICP the microcontroller must be switched to ICC (In-Circuit Communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see Figure 6). For more details on the pin locations, refer to the device pinout description.

## 4.6 IAP (In-Application Programming)

This mode uses a BootLoader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is possible to download code from the SPI, SCI, USB

or CAN interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

#### 4.7 Related Documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

# 4.7.1 Register Description FLASH CONTROL/STATUS REGISTER (FCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	0	0

This register is reserved for use by Programming Tool software. It controls the Flash programming and erasing operations. Flash Control/Status Register Address and Reset Value

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0029h	FCSR Reset Value	0	0	0	0	0	0	0	0

## **5 CENTRAL PROCESSING UNIT**

#### 5.1 INTRODUCTION

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

#### **5.2 MAIN FEATURES**

- Enable executing 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power HALT and WAIT modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

## 5.3 CPU REGISTERS

The 6 CPU registers shown in Figure 7 are not present in the memory mapping and are accessed by specific instructions.

## Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

## Index Registers (X and Y)


These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures.

## **Program Counter (PC)**

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).

Figure 7. CPU Registers




## **CENTRAL PROCESSING UNIT (Cont'd)**

## Condition Code Register (CC)

Read/Write

Reset Value: 111x1xxx



The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

## **Arithmetic Management Bits**

Bit  $4 = \mathbf{H}$  Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions.

- 0: No half carry has occurred.
- 1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It's a copy of the result 7<sup>th</sup> bit.

- 0: The result of the last operation is positive or null.
- 1: The result of the last operation is negative (i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

Bit  $1 = \mathbf{Z} Zero$ .

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

- 0: The result of the last operation is different from zero.
- 1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

Bit  $0 = \mathbf{C} \ Carry/borrow$ .

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

- 0: No overflow or underflow has occurred.
- 1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

## **Interrupt Management Bits**

Bit 5,3 = **I1**, **I0** Interrupt

The combination of the I1 and I0 bits gives the current interrupt software priority.

Interrupt Software Priority	11	10
Level 0 (main)	1	0
Level 1	0	1
Level 2	0	0
Level 3 (= interrupt disable)	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/cleared by software with the RIM, SIM, IRET, HALT. WFI and PUSH/POP instructions.


See the interrupt management chapter for more details.

## **CENTRAL PROCESSING UNIT (Cont'd)**

## Stack Pointer (SP)

Read/Write

Reset Value: 01 FFh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 8).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.


**Note:** When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 8.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.

Figure 8. Stack Manipulation Example



## **6 SUPPLY, RESET AND CLOCK MANAGEMENT**

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components. An overview is shown in Figure 10.

For more details, refer to dedicated parametric section.

## Main features

- Optional PLL for multiplying the frequency by 2 (not to be used with internal RC oscillator)
- Reset Sequence Manager (RSM)
- Multi-Oscillator Clock Management (MO)
  - 5 Crystal/Ceramic resonator oscillators
  - 1 Internal RC oscillator
- System Integrity Management (SI)
  - Main supply Low voltage detection (LVD)
  - Auxiliary Voltage detector (AVD) with interrupt capability for monitoring the main supply or the EVD pin
  - Clock Security System (CSS) with Clock Filter and Backup Safe Oscillator (enabled by op-

tion byte)

#### 6.1 PHASE LOCKED LOOP

If the clock frequency input to the PLL is in the range 2 to 4 MHz, the PLL can be used to multiply the frequency by two to obtain an  $f_{OSC2}$  of 4 to 8 MHz. The PLL is enabled by option byte. If the PLL is disabled, then  $f_{OSC2} = f_{OSC}/2$ .

**Caution:** The PLL is not recommended for applications where timing accuracy is required. See "PLL Characteristics" on page 176.

Figure 9. PLL Block Diagram





Figure 10. Clock, Reset and Supply Block Diagram



## 6.2 MULTI-OSCILLATOR (MO)

The main clock of the ST7 can be generated by three different source types coming from the multioscillator block:

- an external source
- 4 crystal or ceramic resonator oscillators
- an internal high frequency RC oscillator

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in Table 4. Refer to the electrical characteristics section for more details.

**Caution:** The OSC1 and/or OSC2 pins must not be left unconnected. For the purposes of Failure Mode and Effect Analysis, it should be noted that if the OSC1 and/or OSC2 pins are left unconnected, the ST7 main oscillator may start and, in this configuration, could generate an f<sub>OSC</sub> clock frequency in excess of the allowed maximum (>16MHz.), putting the ST7 in an unsafe/undefined state. The product behaviour must therefore be considered undefined when the OSC pins are left unconnected.

#### **External Clock Source**

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.

**Note:** External clock source is not supported with the PLL enabled.

## **Crystal/Ceramic Oscillators**

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of 4 oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to Section 14.1 on page 199 for more details on the frequency ranges). In this mode of the multi-oscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.


These oscillators are not stopped during the RESET phase to avoid losing time in the oscillator start-up phase.

#### Internal RC Oscillator

This oscillator allows a low cost solution for the main clock of the ST7 using only an internal resistor and capacitor. Internal RC oscillator mode has the drawback of a lower frequency accuracy and should not be used in applications that require accurate timing.

In this mode, the two oscillator pins have to be tied to ground.

**Table 4. ST7 Clock Sources** 



## **6.3 RESET SEQUENCE MANAGER (RSM)**

#### 6.3.1 Introduction

The reset sequence manager includes three RE-SET sources as shown in Figure 12:

- External RESET source pulse
- Internal LVD RESET (Low Voltage Detection)
- Internal WATCHDOG RESET

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.


The basic RESET sequence consists of 3 phases as shown in Figure 11:

- Active Phase depending on the RESET source
- 256 or 4096 CPU clock cycle delay (selected by option byte)
- RESET vector fetch

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state. The shorter or longer clock cycle delay should be selected by option byte to correspond to the stabilization time of the external oscillator used in the application (see Section 14.1 on page 199).

The RESET vector fetch phase duration is 2 clock cycles.

Figure 11. RESET Sequence Phases




## 6.3.2 Asynchronous External RESET pin

The RESET pin is both an input and an open-drain output with integrated  $R_{ON}$  weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device. See "CONTROL PIN CHARACTERISTICS" on page 186 for more details.

A RESET signal originating from an external source must have a duration of at least  $t_{h(RSTL)in}$  in order to be recognized (see Figure 13). This detection is asynchronous and therefore the MCU can enter reset state even in HALT mode.

Figure 12. Reset Block Diagram



## **RESET SEQUENCE MANAGER** (Cont'd)

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the quidelines mentioned in the electrical characteristics section.

If the external RESET pulse is shorter than  $t_{w(RSTL)out}$  (see short ext. Reset in Figure 13), the signal on the RESET pin may be stretched. Otherwise the delay will not be applied (see long ext. Reset in Figure 13). Starting from the external RE-SET pulse recognition, the device RESET pin acts as an output that is pulled low during at least tw(RSTL)out-

## 6.3.3 External Power-On RESET

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until V<sub>DD</sub> is over the minimum level specified for the selected f<sub>OSC</sub> frequency. (see "OPERATING CONDITIONS" on page 164)

A proper reset signal for a slow rising V<sub>DD</sub> supply can generally be provided by an external RC network connected to the RESET pin.

## 6.3.4 Internal Low Voltage Detector (LVD) **RESET**

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-On RESET
- Voltage Drop RESET

The device RESET pin acts as an output that is pulled low when V<sub>DD</sub><V<sub>IT+</sub> (rising edge) or V<sub>DD</sub><V<sub>IT</sub> (falling edge) as shown in Figure 13.


The LVD filters spikes on V<sub>DD</sub> larger than t<sub>q(VDD)</sub> to avoid parasitic resets.

## 6.3.5 Internal Watchdog RESET

The RESET sequence generated by a internal Watchdog counter overflow is shown in Figure 13.

Starting from the Watchdog counter underflow, the device RESET pin acts as an output that is pulled low during at least tw(RSTL)out.

Figure 13. RESET Sequences  $V_{DD}$ 



## **6.4 SYSTEM INTEGRITY MANAGEMENT (SI)**

The System Integrity Management block contains the Low Voltage Detector (LVD), Auxiliary Voltage Detector (AVD) functions and Clock Security System (CSS). It is managed by the SICSR register.

## 6.4.1 Low Voltage Detector (LVD)

The Low Voltage Detector function (LVD) generates a static reset when the  $V_{DD}$  supply voltage is below a  $V_{IT}$  reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The  $V_{IT-}$  reference value for a voltage drop is lower than the  $V_{IT+}$  reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when  $V_{DD}$  is below:

- $V_{\text{IT+}}$  when  $V_{\text{DD}}$  is rising
- $-V_{IT}$  when  $V_{DD}$  is falling

The LVD function is illustrated in Figure 14.

Provided the minimum  $V_{DD}$  value (guaranteed for the oscillator frequency) is above  $V_{IT-}$ , the MCU can only be in two modes:

- under full software control
- in static safe reset

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.


### Notes:

The LVD allows the device to be used without any external RESET circuitry.

If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed.

The LVD is an optional function which can be selected by option byte.

Figure 14. Low Voltage Detector vs Reset



## 6.4.2 Auxiliary Voltage Detector (AVD)

The Voltage Detector function (AVD) is based on an analog comparison between a  $V_{\text{IT-(AVD)}}$  and  $V_{\text{IT+(AVD)}}$  reference value and the  $V_{\text{DD}}$  main supply or the external EVD pin voltage level ( $V_{\text{EVD}}$ ). The  $V_{\text{IT-}}$  reference value for falling voltage is lower than the  $V_{\text{IT+}}$  reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only.

**Caution**: The AVD function is active only if the LVD is enabled through the option byte.

## 6.4.2.1 Monitoring the V<sub>DD</sub> Main Supply

This mode is selected by clearing the AVDS bit in the SICSR register.

The AVD voltage threshold value is relative to the selected LVD threshold configured by option byte (see Section 14.1 on page 199).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the  $V_{\rm IT+(AVD)}$  or  $V_{\rm IT-(AVD)}$  threshold (AVDF bit toggles).

In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller. See Figure 15.

The interrupt on the rising edge is used to inform the application that the  $V_{DD}$  warning state is over.

If the voltage rise time  $t_{rv}$  is less than 256 or 4096 CPU cycles (depending on the reset delay selected by option byte), no AVD interrupt will be generated when  $V_{IT+(AVD)}$  is reached.

If t<sub>rv</sub> is greater than 256 or 4096 cycles then:

- If the AVD interrupt is enabled before the V<sub>IT+(AVD)</sub> threshold is reached, then 2 AVD interrupts will be received: the first when the AVDIE bit is set, and the second when the threshold is reached.
- If the AVD interrupt is enabled after the V<sub>IT+(AVD)</sub> threshold is reached then only one AVD interrupt will occur.




Figure 15. Using the AVD to Monitor V<sub>DD</sub> (AVDS bit=0)

## 6.4.2.2 Monitoring a Voltage on the EVD pin

This mode is selected by setting the AVDS bit in the SICSR register.


The AVD circuitry can generate an interrupt when the AVDIE bit of the SICSR register is set. This interrupt is generated on the rising and falling edges of the comparator output. This means it is generated when either one of these two events occur:

- $V_{\text{EVD}}$  rises up to  $V_{\text{IT+(EVD)}}$
- V<sub>EVD</sub> falls down to V<sub>IT-(EVD)</sub>

The EVD function is illustrated in Figure 16.

For more details, refer to the Electrical Characteristics section.

Figure 16. Using the Voltage Detector to Monitor the EVD pin (AVDS bit=1)



## 6.4.3 Clock Security System (CSS)

The Clock Security System (CSS) protects the ST7 against breakdowns, spikes and overfrequencies occurring on the main clock source ( $f_{OSC}$ ). It is based on a clock filter and a clock detection control with an internal safe oscillator ( $f_{SFOSC}$ ).

**Caution**: The CSS function is not guaranteed. Refer to Section 15

#### 6.4.3.1 Clock Filter Control

The PLL has an integrated glitch filtering capability making it possible to protect the internal clock from overfrequencies created by individual spikes. This feature is available only when the PLL is enabled. If glitches occur on  $f_{OSC}$  (for example, due to loose connection or noise), the CSS filters these automatically, so the internal CPU frequency ( $f_{CPU}$ ) continues deliver a glitch-free signal (see Figure 17).

## 6.4.3.2 Clock detection Control

If the clock signal disappears (due to a broken or disconnected resonator...), the safe oscillator delivers a low frequency clock signal (f<sub>SFOSC</sub>) which allows the ST7 to perform some rescue operations.

Automatically, the ST7 clock source switches back from the safe oscillator ( $f_{SFOSC}$ ) if the main clock source ( $f_{OSC}$ ) recovers.

When the internal clock (f<sub>CPU</sub>) is driven by the safe oscillator (f<sub>SFOSC</sub>), the application software is notified by hardware setting the CSSD bit in the SIC-

SR register. An interrupt can be generated if the CSSIE bit has been previously set.

These two bits are described in the SICSR register description.

#### 6.4.4 Low Power Modes


Mode	Description
WAIT	No effect on SI. CSS and AVD interrupts cause the device to exit from Wait mode.
HALT	The CRSR register is frozen. The CSS (including the safe oscillator) is disabled until HALT mode is exited. The previous CSS configuration resumes when the MCU is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the MCU is woken up by a RESET.

## 6.4.4.1 Interrupts

The CSS or AVD interrupt events generate an interrupt if the corresponding Enable Control Bit (CSSIE or AVDIE) is set and the interrupt mask in the CC register is reset (RIM instruction).

	Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
	CSS event detection (safe oscillator activated as main clock)	CSSD	CSSIE	Yes	No
ſ	AVD event	AVDF	AVDIE	Yes	No

Figure 17. Clock Filter Function



## 6.4.5 Register Description

## SYSTEM INTEGRITY (SI) CONTROL/STATUS REGISTER (SICSR)

Read/Write

Reset Value: 000x 000x (00h)

7 0

AVD	AVD	AVD	LVD	0	CSS	CSS	WDG
S	ΙE	F	RF	O	ΙE	D	RF

## Bit 7 = **AVDS** Voltage Detection selection

This bit is set and cleared by software. Voltage Detection is available only if the LVD is enabled by option byte.

Voltage detection on V<sub>DD</sub> supply

1: Voltage detection on EVD pin

Bit 6 = **AVDIE** Voltage Detector interrupt enable This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag changes (toggles). The pending interrupt information is automatically cleared when software enters the AVD interrupt routine.

0: AVD interrupt disabled

1: AVD interrupt enabled

#### Bit 5 = **AVDF** Voltage Detector flag

This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit changes value. Refer to Figure 15 and to Section 6.4.2.1 for additional details.

0:  $V_{DD}$  or  $V_{EVD}$  over  $V_{IT+(AVD)}$  threshold

1: V<sub>DD</sub> or V<sub>EVD</sub> under V<sub>IT-(AVD)</sub> threshold

### Bit 4 = **LVDRF** LVD reset flag

This bit indicates that the last Reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag description for more details. When the LVD is disabled by OPTION BYTE, the LVDRF bit value is undefined.

Bits 3 = Reserved, must be kept cleared.

Bit 2 = **CSSIE** Clock security syst interrupt enable This bit enables the interrupt when a disturbance is detected by the Clock Security System (CSSD bit set). It is set and cleared by software.

0: Clock security system interrupt disabled

1: Clock security system interrupt enabled

When the CSS is disabled by OPTION BYTE, the CSSIE bit has no effect.

## Bit 1 = CSSD Clock security system detection

This bit indicates that the safe oscillator of the Clock Security System block has been selected by hardware due to a disturbance on the main clock signal (f<sub>OSC</sub>). It is set by hardware and cleared by reading the SICSR register when the original oscillator recovers.

0: Safe oscillator is not active

1: Safe oscillator has been activated

When the CSS is disabled by OPTION BYTE, the CSSD bit value is forced to 0.

## Bit 0 = WDGRF Watchdog reset flag

This bit indicates that the last Reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).

Combined with the LVDRF flag information, the flag description is given by the following table.

RESET Sources	LVDRF	WDGRF
External RESET pin	0	0
Watchdog	0	1
LVD	1	Х

## **Application notes**

The LVDRF flag is not cleared when another RE-SET type occurs (external or watchdog), the LVDRF flag remains set to keep trace of the original failure.

In this case, a watchdog reset can be detected by software while an external reset can not.

**CAUTION:** When the LVD is not activated with the associated option byte, the WDGRF flag can not be used in the application.

## 7 INTERRUPTS

## 7.1 INTRODUCTION

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
  - Up to 4 software programmable nesting levels
  - Up to 16 interrupt vectors fixed by hardware
  - 2 non maskable events: RESET, TRAP
  - 1 maskable Top Level event: TLI

This interrupt management is based on:

- Bit 5 and bit 3 of the CPU CC register (I1:0),
- Interrupt software priority registers (ISPRx),
- Fixed interrupt vector addresses located at the high addresses of the memory map (FFE0h to FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) ST7 interrupt controller.

## 7.2 MASKING AND PROCESSING FLOW

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of

each interrupt vector (see Table 5). The processing flow is shown in Figure 18

When an interrupt request has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to "Interrupt Mapping" table for vector addresses).


The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

**Note**: As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.

Table 5. Interrupt Software Priority Levels

Interrupt software priority	Level	I1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	▼	0	0
Level 3 (= interrupt disable)	High	1	1

Figure 18. Interrupt Processing Flowchart



## **INTERRUPTS** (Cont'd)


## **Servicing Pending Interrupts**

As several interrupts can be pending at the same time, the interrupt to be taken into account is determined by the following two-step process:

- the highest software priority interrupt is serviced,
- if several interrupts have the same software priority then the interrupt with the highest hardware priority is serviced first.

Figure 19 describes this decision process.

Figure 19. Priority Decision Process



When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

**Note 1**: The hardware priority is exclusive while the software one is not. This allows the previous process to succeed with only one interrupt.

**Note 2**: TLI, RESET and TRAP can be considered as having the highest software priority in the decision process.

## **Different Interrupt Vector Sources**

Two interrupt source types are managed by the ST7 interrupt controller: the non-maskable type (RESET, TRAP) and the maskable type (external or from internal peripherals).

## Non-Maskable Sources

These sources are processed regardless of the state of the I1 and I0 bits of the CC register (see Figure 18). After stacking the PC, X, A and CC registers (except for RESET), the corresponding vector is loaded in the PC register and the I1 and I0 bits of the CC are set to disable interrupts (level 3). These sources allow the processor to exit HALT mode.

■ TRAP (Non Maskable Software Interrupt)

This software interrupt is serviced when the TRAP instruction is executed. It will be serviced according to the flowchart in Figure 18.

Caution: TRAP can be interrupted by a TLI.

RESET

The RESET source has the highest priority in the ST7. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority.

See the RESET chapter for more details.

#### **Maskable Sources**

Maskable interrupt vector sources can be serviced if the corresponding interrupt is enabled and if its own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

■ TLI (Top Level Hardware Interrupt)

This hardware interrupt occurs when a specific edge is detected on the dedicated TLI pin. It will be serviced according to the flowchart in Figure 18 as a trap.

**Caution**: A TRAP instruction must not be used in a TLI service routine.

External Interrupts

External interrupts allow the processor to exit from HALT low power mode. External interrupt sensitivity is software selectable through the External Interrupt Control register (EICR).

External interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins of a group connected to the same interrupt line are selected simultaneously, these will be logically ORed.

## Peripheral Interrupts

Usually the peripheral interrupts cause the MCU to exit from HALT mode except those mentioned in the "Interrupt Mapping" table. A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the peripheral control register. The general sequence for clearing an interrupt is

based on an access to the status register followed by a read or write to an associated register.

**Note**: The clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being serviced) will therefore be lost if the clear sequence is executed.

## **INTERRUPTS** (Cont'd)

#### 7.3 INTERRUPTS AND LOW POWER MODES

All interrupts allow the processor to exit the WAIT low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the HALT modes (see column "Exit from HALT" in "Interrupt Mapping" table). When several pending interrupts are present while exiting HALT mode, the first one serviced can only be an interrupt with exit from HALT mode capability and it is selected through the same decision process shown in Figure 19.

**Note**: If an interrupt, that is not able to Exit from HALT mode, is pending with the highest priority when exiting HALT mode, this interrupt is serviced after the first one serviced.

#### 7.4 CONCURRENT & NESTED MANAGEMENT

The following Figure 20 and Figure 21 show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in Figure 21. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0, TLI. The software priority is given for each interrupt.

**Warning**: A stack overflow may occur without notifying the software of the failure.

Figure 20. Concurrent Interrupt Management





Figure 21. Nested Interrupt Management



## **INTERRUPTS** (Cont'd)

# 7.5 INTERRUPT REGISTER DESCRIPTION CPU CC REGISTER INTERRUPT BITS

Read/Write

Reset Value: 111x 1010 (xAh)

7							0
1	1	11	Ι	10	Ν	Z	С

Bit 5, 3 = **I1**, **I0** Software Interrupt Priority

These two bits indicate the current interrupt software priority.

Interrupt Software Priority	Level	I1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	\ \	0	0
Level 3 (= interrupt disable*)	High	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see "Interrupt Dedicated Instruction Set" table).

\*Note: TLI, TRAP and RESET events can interrupt a level 3 program.

# INTERRUPT SOFTWARE PRIORITY REGISTERS (ISPRX)

Read/Write (bit 7:4 of ISPR3 are read only)

Reset Value: 1111 1111 (FFh)

	7				_			0
ISPR0	I1_3	10_3	l1_2	10_2	l1_1	I0_1	I1_0	10_0
ISPR1	l1_7	10_7	I1_6	10_6	l1_5	10_5	l1_4	10_4
ISPR2	l1_11	10_11	I1_10	10_10	I1 <u>_</u> 9	10_9	I1_8	10_8
ISPR3	1	1	1	1	l1_13	10_13	l1_12	10_12

These four registers contain the interrupt software priority of each interrupt vector.

Each interrupt vector (except RESET and TRAP)
has corresponding bits in these registers where
its own software priority is stored. This correspondance is shown in the following table.

Vector address	ISPRx bits
FFFBh-FFFAh	I1_0 and I0_0 bits*
FFF9h-FFF8h	I1_1 and I0_1 bits
FFE1h-FFE0h	I1_13 and I0_13 bits

- Each I1\_x and I0\_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.
- Level 0 can not be written (I1\_x=1, I0\_x=0). In this case, the previously stored value is kept. (example: previous=CFh, write=64h, result=44h)

The TLI, RESET, and TRAP vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

\*Note: Bits in the ISPRx registers which correspond to the TLI can be read and written but they are not significant in the interrupt process management.

**Caution**: If the I1\_x and I0\_x bits are modified while the interrupt x is executed the following behaviour has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

**Table 6. Dedicated Interrupt Instruction Set** 

Instruction	New Description	Function/Example	I1	Н	10	N	Z	С
HALT	Entering Halt mode		1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC	I1	Н	10	N	Z	С
JRM	Jump if I1:0=11 (level 3)	I1:0=11 ?						
JRNM	Jump if I1:0<>11	I1:0<>11 ?						
POP CC	Pop CC from the Stack	Mem => CC	I1	Н	10	N	Z	С
RIM	Enable interrupt (level 0 set)	Load 10 in I1:0 of CC	1		0			
SIM	Disable interrupt (level 3 set)	Load 11 in I1:0 of CC	1		1			
TRAP	Software trap	Software NMI	1		1			
WFI	Wait for interrupt		1		0			

**Note**: During the execution of an interrupt routine, the HALT, POPCC, RIM, SIM and WFI instructions change the current software priority up to the next IRET instruction or one of the previously mentioned instructions.

**Table 7. Interrupt Mapping** 

N°	Source Block	Description	Register Label	Priority Order	Exit from HALT <sup>1)</sup>	Address Vector
	RESET	Reset	N/A		yes	FFFEh-FFFFh
	TRAP	Software interrupt	IN/A		no	FFFCh-FFFDh
0	TLI	External top level interrupt	EICR		yes	FFFAh-FFFBh
1	MCC/RTC CSS	Main clock controller time base interrupt Safe oscillator activation interrupt	MCCSR SICSR	Higher	yes	FFF8h-FFF9h
2	ei0	External interrupt port A30	Priority		yes	FFF6h-FFF7h
3	ei1	External interrupt port F20	N/A		yes	FFF4h-FFF5h
4	ei2	External interrupt port B30	IN/A	N/A		FFF2h-FFF3h
5	ei3	External interrupt port B74				FFF0h-FFF1h
6	CAN	CAN peripheral interrupts	CANISR		yes	FFEEh-FFEFh
7	SPI	SPI peripheral interrupts	SPICSR		yes <sup>2</sup>	FFECh-FFEDh
8	TIMER A	TIMER A peripheral interrupts	TASR	<b>★</b>	no	FFEAh-FFEBh
9	TIMER B	TIMER B peripheral interrupts	TBSR		no	FFE8h-FFE9h
10	SCI	SCI Peripheral interrupts	SCISR Lower		no	FFE6h-FFE7h
11	AVD	Auxiliary Voltage detector interrupt	xiliary Voltage detector interrupt SICSR		no	FFE4h-FFE5h
12	I2C	I2C Peripheral interrupts	(see periph)		no	FFE2h-FFE3h
13	PWM ART	PWM ART interrupt	ARTCSR		yes <sup>3</sup>	FFE0h-FFE1h

#### Notes:

- 1. Valid for HALT mode except for the MCC/RTC or CSS interrupt source which exits from ACTIVE-HALT mode.
- 2. Exit from HALT possible when SPI is in slave mode.
- 3. Exit from HALT possible when PWM ART is in external clock mode.

# 7.6 EXTERNAL INTERRUPTS

### 7.6.1 I/O Port Interrupt Sensitivity

The external interrupt sensitivity is controlled by the IPA, IPB and ISxx bits of the EICR register (Figure 22). This control allows to have up to 4 fully independent external interrupt source sensitivities.

Each external interrupt source can be generated on four (or five) different events on the pin:


- Falling edge
- Rising edge
- Falling and rising edge

- Falling edge and low level
- Rising edge and high level (only for ei0 and ei2)

To guarantee correct functionality, the sensitivity bits in the EICR register can be modified only when the I1 and I0 bits of the CC register are both set to 1 (level 3). This means that interrupts must be disabled before changing sensitivity.

The pending interrupts are cleared by writing a different value in the ISx[1:0], IPA or IPB bits of the EICR.

Figure 22. External Interrupt Control bits



# 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR)

Read/Write

Reset Value: 0000 0000 (00h)

7

	_	_	_	_	_	_	_
IS11	IS10	IPB	IS21	IS20	IPA	TLIS	TLIE

Bit 7:6 = **IS1[1:0]** *ei2 and ei3 sensitivity*The interrupt sensitivity, defined using the IS1[1:0]

bits, is applied to the following external interrupts:
- ei2 (port B3..0)

IS11	IS10	External Interrupt Sensitivity				
1511	1510	IPB bit =0	IPB bit =1			
0	0	Falling edge & low level	Rising edge & high level			
0	1	Rising edge only	Falling edge only			
1	0	Falling edge only	Rising edge only			
1	1	Rising and falling edge				

#### - ei3 (port B7..4)

IS11	IS10	External Interrupt Sensitivity		
0	0	Falling edge & low level		
0	1	Rising edge only		
1	0	Falling edge only		
1	1	Rising and falling edge		

These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).

# Bit 5 = **IPB** Interrupt polarity for port B

This bit is used to invert the sensitivity of the port B [3:0] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3).

0: No sensitivity inversion

1: Sensitivity inversion

#### Bit 4:3 = **IS2[1:0]** *ei0* and *ei1* sensitivity

The interrupt sensitivity, defined using the IS2[1:0] bits, is applied to the following external interrupts:

- ei0 (port A3..0)

0

IS21	IS20	External Interr	upt Sensitivity	
1321	1020	IPA bit =0	IPA bit =1	
0	0	Falling edge & low level	Rising edge & high level	
0	1	Rising edge only	Falling edge only	
1	0	Falling edge only	Rising edge only	
1	1	Rising and falling edge		

#### - ei1 (port F2..0)

IS21	IS20	External Interrupt Sensitivity	
0	0	Falling edge & low level	
0	1	Rising edge only	
1	0	Falling edge only	
1	1	Rising and falling edge	

These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).

#### Bit 2 = IPA Interrupt polarity for port A

This bit is used to invert the sensitivity of the port A [3:0] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3).

0: No sensitivity inversion

1: Sensitivity inversion

#### Bit 1 = **TLIS** *TLI* sensitivity

This bit allows to toggle the TLI edge sensitivity. It can be set and cleared by software only when TLIE bit is cleared.

0: Falling edge

1: Rising edge

#### Bit 0 = **TLIE** TLI enable

This bit allows to enable or disable the TLI capability on the dedicated pin. It is set and cleared by software.

0: TLI disabled

1: TLI enabled

**Note**: a parasitic interrupt can be generated when

Table 8. Nested Interrupts Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
		е	i1	е	i0	MCC	+ SI	Т	LI
0024h	ISPR0 Reset Value	I1_3 1	I0_3 1	l1_2 1	10_2 1	I1_1 1	I0_1 1	1	1
		S	PI	C/	AN	е	i3	е	i2
0025h	ISPR1 Reset Value	l1_7 1	10_7 1	I1_6 1	I0_6 1	l1_5 1	10_5 1	l1_4 1	I0_4 1
		Α\	/D	S	CI	TIME	ER B	TIME	R A
0026h	ISPR2 Reset Value	I1_11 1	I0_11 1	I1_10 1	I0_10 1	I1_9 1	I0_9 1	I1_8 1	I0_8 1
						PWM	MART	12	С
0027h	ISPR3 Reset Value	1	1	1	1	I1_13 1	I0_13 1	I1_12 1	I0_12 1
0028h	EICR Reset Value	IS11 0	IS10 0	IPB 0	IS21 0	IS20 0	IPA 0	TLIS 0	TLIE 0

# **8 POWER SAVING MODES**


#### 8.1 INTRODUCTION

To give a large measure of flexibility to the application in terms of power consumption, four main power saving modes are implemented in the ST7 (see Figure 23): SLOW, WAIT (SLOW WAIT), ACTIVE HALT and HALT.

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 (f<sub>OSC2</sub>).

From RUN mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

Figure 23. Power Saving Mode Transitions



#### **8.2 SLOW MODE**

This mode has two targets:


- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f<sub>CPU</sub>) to the available supply voltage.

SLOW mode is controlled by three bits in the MCCSR register: the SMS bit which enables or disables Slow mode and two CPx bits which select the internal slow frequency ( $f_{CPI}$ ).

In this mode, the master clock frequency (f<sub>OSC2</sub>) can be divided by 2, 4, 8 or 16. The CPU and peripherals are clocked at this lower frequency (f<sub>CPU</sub>).

**Note**: SLOW-WAIT mode is activated when entering the WAIT mode while the device is already in SLOW mode.

Figure 24. SLOW Mode Clock Transitions



#### 8.3 WAIT MODE

WAIT mode places the MCU in a low power consumption mode by stopping the CPU.


This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During WAIT mode, the I[1:0] bits of the CC register are forced to '10', to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in WAIT mode until an interrupt or RESET occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.

The MCU will remain in WAIT mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to Figure 25.

Figure 25. WAIT Mode Flow-chart



#### Note:

1. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

#### 8.4 ACTIVE-HALT AND HALT MODES

ACTIVE-HALT and HALT modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in ACTIVE-HALT or HALT mode is given by the MCC/RTC interrupt enable flag (OIE bit in MCCSR register).

MCCSR OIE bit	Power Saving Mode entered when HALT instruction is executed		
0	HALT mode		
1	ACTIVE-HALT mode		

#### **8.4.1 ACTIVE-HALT MODE**

ACTIVE-HALT mode is the lowest power consumption mode of the MCU with a real time clock available. It is entered by executing the 'HALT' instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is set (see Section 10.2 on page 58 for more details on the MCCSR register).

The MCU can exit ACTIVE-HALT mode on reception of an MCC/RTC interrupt or a RESET. When exiting ACTIVE-HALT mode by means of an MCC/RTC interrupt, no 256 or 4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 27).

When entering ACTIVE-HALT mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In ACTIVE-HALT mode, only the main oscillator and its associated counter (MCC/RTC) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).

The safeguard against staying locked in ACTIVE-HALT mode is provided by the oscillator interrupt.

**Note:** As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set), entering ACTIVE-HALT mode while the Watchdog is active does not generate a RESET.

This means that the device cannot spend more than a defined delay in this power saving mode.

**CAUTION:** When exiting ACTIVE-HALT mode following an MCC/RTC interrupt, OIE bit of MCCSR register must not be cleared before t<sub>DELAY</sub> after

the interrupt occurs ( $t_{DELAY}$  = 256 or 4096  $t_{CPU}$  delay depending on option byte). Otherwise, the ST7 enters HALT mode for the remaining  $t_{DELAY}$  period.

Figure 26. ACTIVE-HALT Timing Overview





Figure 27. ACTIVE-HALT Mode Flow-chart



#### Notes:

- 1. This delay occurs only if the MCU exits ACTIVE-HALT mode by means of a RESET.
- 2. Peripheral clocked with an external clock source can still be active.
- 3. Only the MCC/RTC interrupt can exit the MCU from ACTIVE-HALT mode.
- 4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped.

#### 8.4.2 HALT MODE

The HALT mode is the lowest power consumption mode of the MCU. It is entered by executing the 'HALT' instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is cleared (see Section 10.2 on page 58 for more details on the MCCSR register).

The MCU can exit HALT mode on reception of either a specific interrupt (see Table 7, "Interrupt Mapping," on page 38) or a RESET. When exiting HALT mode by means of a RESET or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 29).

When entering HALT mode, the I[1:0] bits in the CC register are forced to '10b'to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In HALT mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with HALT mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 14.1 on page 199 for more details).

Figure 28. HALT Timing Overview





Figure 29. HALT Mode Flow-chart



#### Notes:

- 1. WDGHALT is an option bit. See option byte section for more details.
- 2. Peripheral clocked with an external clock source can still be active.
- 3. Only some specific interrupts can exit the MCU from HALT mode (such as external interrupt). Refer to Table 7, "Interrupt Mapping," on page 38 for more details.
- 4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

#### 8.4.2.1 Halt Mode Recommendations

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as "Input Pull-up with Interrupt" before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the interrupt mask in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake-up event (reset or external interrupt).

## **9 I/O PORTS**

#### 9.1 INTRODUCTION

The I/O ports offer different functional modes:

- transfer of data through digital inputs and outputs and for specific pins:
- external interrupt generation
- alternate signal input/output for the on-chip peripherals.

An I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

#### 9.2 FUNCTIONAL DESCRIPTION

Each port has 2 main registers:

- Data Register (DR)
- Data Direction Register (DDR)

and one optional register:

- Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in the DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

The following description takes into account the OR register, (for specific ports which do not provide this register refer to the I/O Port Implementation section). The generic I/O block diagram is shown in Figure 30

#### 9.2.1 Input Modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the OR register.

#### Notes:

- 1. Writing the DR register modifies the latch value but does not affect the pin status.
- 2. When switching from input to output mode, the DR register has to be written first to drive the correct level on the pin as soon as the port is configured as an output.
- Do not use read/modify/write instructions (BSET or BRES) to modify the DR register

#### **External interrupt function**

When an I/O is configured as Input with Interrupt, an event on this I/O can generate an external interrupt request to the CPU.

Each pin can independently generate an interrupt request. The interrupt sensitivity is independently programmable using the sensitivity bits in the EICR register.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see pinout description and interrupt section). If several input pins are selected simultaneously as interrupt sources, these are first detected according to the sensitivity bits in the EICR register and then logically ORed.

The external interrupts are hardware interrupts, which means that the request latch (not accessible directly by the application) is automatically cleared when the corresponding interrupt vector is fetched. To clear an unwanted pending interrupt by software, the sensitivity bits in the EICR register must be modified.

#### 9.2.2 Output Modes

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register: Output push-pull and open-drain.

DR register value and output pin status:

DR	Push-pull	Open-drain
0	$V_{SS}$	Vss
1	V <sub>DD</sub>	Floating

#### 9.2.3 Alternate Functions


When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming.

When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin must be configured in input mode. In this case, the pin state is also digitally readable by addressing the DR register.

**Note**: Input pull-up configuration can cause unexpected value at the input of the alternate peripheral input. When an on-chip peripheral use a pin as input and output, this pin has to be configured in input floating mode.

Figure 30. I/O Port General Block Diagram



**Table 9. I/O Port Mode Options** 


	Configuration Mode	Pull-Up	P-Buffer	Diodes		
Configuration Mode		Pull-Op	P-Buller	to V <sub>DD</sub>	to V <sub>SS</sub>	
Input	Floating with/without Interrupt	Off	Off			
iriput	Pull-up with/without Interrupt	On	Oii	0.5	l	
	Push-pull	0"	On	- On	On	
Output	Open Drain (logic level)	Off	Off	1		
	True Open Drain	NI	NI	NI (see note)		

**Legend**: NI - not implemented

Off - implemented not activated On - implemented and activated

**Note**: The diode to  $V_{DD}$  is not implemented in the true open drain pads. A local protection between the pad and  $V_{SS}$  is implemented to protect the device against positive stress.

Table 10. I/O Port Configurations



#### Notes:

- 1. When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register will read the alternate function output status.
- 2. When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

**CAUTION**: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

# Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.


**WARNING**: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

#### 9.3 I/O PORT IMPLEMENTATION

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 31 Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

Figure 31. Interrupt I/O Port State Transitions



#### 9.4 LOW POWER MODES

Mode	Description
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.
HALT	No effect on I/O ports. External interrupts cause the device to exit from HALT mode.

#### 9.5 INTERRUPTS

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Yes	Yes

# 9.5.1 I/O Port Implementation

The I/O port register configurations are summarised as follows.

#### **Standard Ports**

PA5:4, PC7:0, PD7:0, PE7:34, PE1:0, PF7:3, PG7:0, PH7:0

MODE	DDR	OR
floating input	0	0
pull-up input	0	1
open drain output	1	0
push-pull output	1	1

# **Interrupt Ports**

**PA2:0**, **PB6:5**, **PB4**, **PB2:0**, **PF1:0** (with pull-up)

MODE	DDR	OR
floating input	0	0
pull-up interrupt input	0	1
open drain output	1	0
push-pull output	1	1

# PA3, PB7, PB3, PF2 (without pull-up)

MODE	DDR	OR
floating input	0	0
floating interrupt input	0	1
open drain output	1	0
push-pull output	1	1

# True Open Drain Ports PA7:6

MODE	DDR
floating input	0
open drain (high sink ports)	1

# Pull-up Input Port (CANTX requirement) PE2

MODE	
pull-up input	

**Table 11. Port Configuration** 

Dowt	Din nome	I	nput	Out	tput	
Port	Pin name –	OR = 0	OR = 1	OR = 0	OR = 1	
	PA7:6	flo	pating	true open-drain		
Port A	PA5:4	floating	pull-up	open drain	push-pull	
POILA	PA3	floating	floating interrupt	open drain	push-pull	
	PA2:0	floating	pull-up interrupt	open drain	push-pull	
	PB7, PB3	floating	floating interrupt	open drain	push-pull	
Port B	PB6:5, PB4, PB2:0	floating	pull-up interrupt	open drain	push-pull	
Port C	PC7:0	floating	pull-up	open drain	push-pull	
Port D	PD7:0	floating	pull-up	open drain	push-pull	
Port E	PE7:3, PE1:0	floating	pull-up	open drain	push-pull	
POILE	PE2		pull-up inp	out only *		
	PF7:3	floating	pull-up	open drain	push-pull	
Port F	PF2	floating	floating interrupt	open drain	push-pull	
	PF1:0	floating	pull-up interrupt	open drain	push-pull	
Port G	PG7:0	floating	pull-up	open drain	push-pull	
Port H	PH7:0	floating	pull-up	open drain	push-pull	

<sup>\*</sup> Note: when the CANTX alternate function is selected the I/O port operates in output push-pull mode.

Table 12. I/O Port Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
	t Value ort registers	0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								
0003h	PBDR								
0004h	PBDDR	MSB							LSB
0005h	PBOR								
0006h	PCDR								
0007h	PCDDR	MSB							LSB
0008h	PCOR								
0009h	PDDR								
000Ah	PDDDR	MSB							LSB
000Bh	PDOR								
000Ch	PEDR								
000Dh	PEDDR	MSB							LSB
000Eh	PEOR								
000Fh	PFDR								
0010h	PFDDR	MSB							LSB
0011h	PFOR								
0012h	PGDR								
0013h	PGDDR	MSB							LSB
0014h	PGOR								
0015h	PHDR								
0016h	PHDDR	MSB							LSB
0017h	PHOR								

# 10 ON-CHIP PERIPHERALS

#### 10.1 WATCHDOG TIMER (WDG)

#### 10.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 10.1.2 Main Features

- Programmable free-running downcounter
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

# 10.1.3 Functional Description

The counter value stored in the Watchdog Control register (WDGCR bits T[6:0]), is decremented every 16384 f<sub>OSC2</sub> cycles (approx.), and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 500ns.

The application program must write in the WDGCR register at regular intervals during normal operation to prevent an MCU reset. This down-counter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the WDGCR register must be between FFh and C0h:


- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset (see Figure 33. Approximate Timeout Duration). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see Figure 34).

Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction will generate a Reset.

Figure 32. Watchdog Block Diagram




## WATCHDOG TIMER (Cont'd)

# 10.1.4 How to Program the Watchdog Timeout

Figure 33 shows the linear relationship between the 6-bit value to be loaded in the Watchdog Counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If more precision is needed, use the formulae in Figure 34.

**Caution:** When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.

Figure 33. Approximate Timeout Duration



# WATCHDOG TIMER (Cont'd)

# Figure 34. Exact Timeout Duration (t<sub>min</sub> and t<sub>max</sub>)

#### WHERE

 $t_{min0} = (LSB + 128) \times 64 \times t_{OSC2}$ 

 $t_{max0} = 16384 \text{ x } t_{OSC2}$ 

 $t_{OSC2}$  = 125ns if  $f_{OSC2}$ =8 MHz

CNT = Value of T[5:0] bits in the WDGCR register (6 bits)

MSB and LSB are values from the table below depending on the timebase selected by the TB[1:0] bits in the MCCSR register

TB1 Bit (MCCSR Reg.)	TB0 Bit (MCCSR Reg.)	Selected MCCSR Timebase	MSB	LSB
0	0	2ms	4	59
0	1	4ms	8	53
1	0	10ms	20	35
1	1	25ms	49	54

# To calculate the minimum Watchdog Timeout (t<sub>min</sub>):

$$\begin{aligned} \textbf{IF} \ \text{CNT} < & \left[ \frac{\text{MSB}}{4} \right] & \textbf{THEN} & t_{\text{min}} = t_{\text{min}0} + 16384 \times \text{CNT} \times t_{\text{osc2}} \\ & \textbf{ELSE} & t_{\text{min}} = t_{\text{min}0} + \left[ 16384 \times \left( \text{CNT} - \left[ \frac{4\text{CNT}}{\text{MSB}} \right] \right) + (192 + \text{LSB}) \times 64 \times \left[ \frac{4\text{CNT}}{\text{MSB}} \right] \right] \times t_{\text{osc2}} \end{aligned}$$

# To calculate the maximum Watchdog Timeout (t<sub>max</sub>):

$$\begin{aligned} \textbf{IF} \ \text{CNT} \leq & \left[ \frac{\text{MSB}}{4} \right] \end{aligned} \quad \textbf{THEN} \quad t_{\text{max}} = t_{\text{max}0} + 16384 \times \text{CNT} \times t_{\text{osc2}} \\ & \textbf{ELSE} \quad t_{\text{max}} = t_{\text{max}0} + \left[ 16384 \times \left( \text{CNT} - \left[ \frac{4\text{CNT}}{\text{MSB}} \right] \right) + (192 + \text{LSB}) \times 64 \times \left[ \frac{4\text{CNT}}{\text{MSB}} \right] \right] \times t_{\text{osc2}}$$

Note: In the above formulae, division results must be rounded down to the next integer value.

#### **Example:**

With 2ms timeout selected in MCCSR register

Value of T[5:0] Bits in WDGCR Register (Hex.)	Min. Watchdog Timeout (ms) t <sub>min</sub>	Max. Watchdog Timeout (ms) t <sub>max</sub>
00	1.496	2.048
3F	128	128.552

#### WATCHDOG TIMER (Cont'd)

#### 10.1.5 Low Power Modes

Mode	Description					
SLOW	No effect on Watchdog.					
WAIT	No effect on Watchdog.					
	OIE bit in MCCSR register	WDGHALT bit in Option Byte				
	0	0	No Watchdog reset is generated. The MCU enters Halt mode. The Watchdog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external interrupt or a reset.			
HALT		0	If an external interrupt is received, the Watchdog restarts counting after 256 or 4096 CPU clocks. If a reset is generated, the Watchdog is disabled (reset state) unless Hardware Watchdog is selected by option byte. For application recommendations see Section 10.1.7 below.			
	0	1	A reset is generated.			
	1	x	No reset is generated. The MCU enters Active Halt mode. The Watchdog counter is not decremented. It stop counting. When the MCU receives an oscillator interrupt or external interrupt, the Watchdog restarts counting immediately. When the MCU receives a reset the Watchdog restarts counting after 256 or 4096 CPU clocks.			

#### 10.1.6 Hardware Watchdog Option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to the Option Byte description.

# 10.1.7 Using Halt Mode with the WDG (WDGHALT option)

The following recommendation applies if Halt mode is used when the watchdog is enabled.

 Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.

# 10.1.8 Interrupts

None.

# 10.1.9 Register Description CONTROL REGISTER (WDGCR)

Read/Write

Reset Value: 0111 1111 (7Fh)

7							0
WDGA	Т6	T5	T4	Т3	T2	T1	ТО

#### Bit 7 = **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

**Note:** This bit is not used if the hardware watchdog option is enabled by option byte.

Bit 6:0 = **T[6:0]** *7-bit counter (MSB to LSB).* 

These bits contain the value of the watchdog counter. It is decremented every 16384 f<sub>OSC2</sub> cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

# **Table 13. Watchdog Timer Register Map and Reset Values**

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
002Ah	WDGCR	WDGA	T6	T5	T4	T3	T2	T1	T0
	Reset Value	0	1	1	1	1	1	1	1

# 10.2 MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)

The Main Clock Controller consists of three different functions:

- a programmable CPU clock prescaler
- a clock-out signal to supply external devices
- a real time clock timer with interrupt capability

Each function can be used independently and simultaneously.

## 10.2.1 Programmable CPU Clock Prescaler

The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal peripherals. It manages SLOW power saving mode (See Section 8.2 SLOW MODE for more details).

The prescaler selects the f<sub>CPU</sub> main clock frequency and is controlled by three bits in the MCCSR register: CP[1:0] and SMS.

#### 10.2.2 Clock-out Capability

The clock-out capability is an alternate function of an I/O port pin that outputs a f<sub>OSC2</sub> clock to drive

external devices. It is controlled by the MCO bit in the MCCSR register.

**CAUTION**: When selected, the clock out pin suspends the clock during ACTIVE-HALT mode.

## 10.2.3 Real Time Clock Timer (RTC)


The counter of the real time clock timer allows an interrupt to be generated based on an accurate real time clock. Four different time bases depending directly on f<sub>OSC2</sub> are available. The whole functionality is controlled by four bits of the MCC-SR register: TB[1:0], OIE and OIF.

When the RTC interrupt is enabled (OIE bit set), the ST7 enters ACTIVE-HALT mode when the HALT instruction is executed. See Section 8.4 ACTIVE-HALT AND HALT MODES for more details.

# 10.2.4 Beeper

The beep function is controlled by the MCCBCR register. It can output three selectable frequencies on the BEEP pin (I/O port alternate function).

Figure 35. Main Clock Controller (MCC/RTC) Block Diagram



# MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont'd)

#### 10.2.5 Low Power Modes

Mode	Description
WAIT	No effect on MCC/RTC peripheral.  MCC/RTC interrupt cause the device to exit from WAIT mode.
ACTIVE- HALT	No effect on MCC/RTC counter (OIE bit is set), the registers are frozen. MCC/RTC interrupt cause the device to exit from ACTIVE-HALT mode.
HALT	MCC/RTC counter and registers are frozen. MCC/RTC operation resumes when the MCU is woken up by an interrupt with "exit from HALT" capability.

## 10.2.6 Interrupts

The MCC/RTC interrupt event generates an interrupt if the OIE bit of the MCCSR register is set and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Time base overflow event	OIF	OIE	Yes	No <sup>1)</sup>

#### Note:

The MCC/RTC interrupt wakes up the MCU from ACTIVE-HALT mode, not from HALT mode.

# 10.2.7 Register Description MCC CONTROL/STATUS REGISTER (MCCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7 0

мсо	CP1	CP0	SMS	TB1	ТВ0	OIE	OIF
1							

Bit 7 = MCO Main clock out selection

This bit enables the MCO alternate function on the PF0 I/O port. It is set and cleared by software.

- 0: MCO alternate function disabled (I/O pin free for general-purpose I/O)
- MCO alternate function enabled (f<sub>CPU</sub> on I/O port)

**Note**: To reduce power consumption, the MCO function is not active in ACTIVE-HALT mode.

# Bit 6:5 = **CP[1:0]** *CPU clock prescaler*

These bits select the CPU clock prescaler which is applied in the different slow modes. Their action is conditioned by the setting of the SMS bit. These two bits are set and cleared by software

f <sub>CPU</sub> in SLOW mode	CP1	CP0
f <sub>OSC2</sub> / 2	0	0
f <sub>OSC2</sub> / 4	0	1
f <sub>OSC2</sub> / 8	1	0
f <sub>OSC2</sub> / 16	1	1

Bit 4 = **SMS** Slow mode select

This bit is set and cleared by software.

0: Normal mode. f<sub>CPU</sub> = f<sub>OSC2</sub>

1: Slow mode. f<sub>CPU</sub> is given by CP1, CP0 See Section 8.2 SLOW MODE and Section 10.2 MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) for more details.

# Bit 3:2 = **TB[1:0]** Time base control

These bits select the programmable divider time base. They are set and cleared by software.

Counter	Time	TB1	TB0		
Prescaler	f <sub>OSC2</sub> =4MHz	f <sub>OSC2</sub> =8MHz	151	100	
16000	4ms	2ms	0	0	
32000	8ms	4ms	0	1	
80000	20ms	10ms	1	0	
200000	50ms	25ms	1	1	

A modification of the time base is taken into account at the end of the current period (previously set) to avoid an unwanted time shift. This allows to use this time base as a real time clock.

Bit 1 = **OIE** Oscillator interrupt enable

This bit set and cleared by software.

- 0: Oscillator interrupt disabled
- 1: Oscillator interrupt enabled

This interrupt can be used to exit from ACTIVE-HALT mode.

When this bit is set, calling the ST7 software HALT instruction enters the ACTIVE-HALT power saving mode.

# MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont'd)

#### Bit 0 = **OIF** Oscillator interrupt flag

This bit is set by hardware and cleared by software reading the MCCSR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0).


0: Timeout not reached1: Timeout reached

**CAUTION**: The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.

# MCC BEEP CONTROL REGISTER (MCCBCR)

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:2 = Reserved, must be kept cleared.

Bit 1:0 = **BC[1:0]** Beep control These 2 bits select the PF1 pin beep capability.

BC1	BC0	Beep mode with f <sub>OSC2</sub> =8MHz						
0	0	Off						
0	1	~2-KHz	Output					
1	0	~1-KHz	Beep signal					
1	1	~500-Hz	~50% duty cycle					

The beep output signal is available in ACTIVE-HALT mode but has to be disabled to reduce the consumption.

Table 14. Main Clock Controller Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
002Bh	SICSR	AVDS	AVDIE	AVDF	LVDRF		CSSIE	CSSD	WDGRF
002511	Reset Value	0	0	0	Х	0	0	0	x
002Ch	MCCSR	MCO	CP1	CP0	SMS	TB1	TB0	OIE	OIF
002011	Reset Value	0	0	0	0	0	0	0	0
002Dh	MCCBCR							BC1	BC0
002DII	Reset Value	0	0	0	0	0	0	0	0

# 10.3 PWM AUTO-RELOAD TIMER (ART)

#### 10.3.1 Introduction

The Pulse Width Modulated Auto-Reload Timer on-chip peripheral consists of an 8-bit auto reload counter with compare/capture capabilities and of a 7-bit prescaler clock source.

These resources allow five possible operating modes:


- Generation of up to 4 independent PWM signals
- Output compare and Time base interrupt

- Up to two input capture functions
- External event detector
- Up to two external interrupt sources

The three first modes can be used together with a single counter frequency.

The timer can be used to wake up the MCU from WAIT and HALT modes.

Figure 36. PWM Auto-Reload Timer Block Diagram



#### 10.3.2 Functional Description

#### Counter

The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every rising edge of the clock signal.

It is possible to read or write the contents of the counter on the fly by reading or writing the Counter Access register (ARTCAR).

When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARTARR register (the prescaler is not affected).

# Counter clock and prescaler

The counter clock frequency is given by:

$$f_{COUNTER} = f_{INPUT} / 2^{CC[2:0]}$$

The timer counter's input clock ( $f_{INPUT}$ ) feeds the 7-bit programmable prescaler, which selects one of the 8 available taps of the prescaler, as defined by CC[2:0] bits in the Control/Status Register (ARTCSR). Thus the division factor of the prescaler can be set to  $2^n$  (where n = 0, 1, ...7).

This  $f_{INPUT}$  frequency source is selected through the EXCL bit of the ARTCSR register and can be either the  $f_{CPU}$  or an external input frequency  $f_{EXT}$ .

The clock input to the counter is enabled by the TCE (Timer Counter Enable) bit in the ARTCSR register. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source.

#### **Counter and Prescaler Initialization**

After RESET, the counter and the prescaler are cleared and  $f_{INPUT} = f_{CPU}$ .

The counter can be initialized by:


- Writing to the ARTARR register and then setting the FCRL (Force Counter Re-Load) and the TCE (Timer Counter Enable) bits in the ARTCSR register.
- Writing to the ARTCAR counter access register, In both cases the 7-bit prescaler is also cleared, whereupon counting will start from a known value. Direct access to the prescaler is not possible.

#### Output compare control

The timer compare function is based on four different comparisons with the counter (one for each PWMx output). Each comparison is made between the counter value and an output compare register (OCRx) value. This OCRx register can not be accessed directly, it is loaded from the duty cycle register (PWMDCRx) at each overflow of the counter.

This double buffering method avoids glitch generation when changing the duty cycle on the fly.

Figure 37. Output compare control



## **Independent PWM signal generation**

This mode allows up to four Pulse Width Modulated signals to be generated on the PWMx output pins with minimum core processing overhead. This function is stopped during HALT mode.

Each PWMx output signal can be selected independently using the corresponding OEx bit in the PWM Control register (PWMCR). When this bit is set, the corresponding I/O pin is configured as output push-pull alternate function.

The PWM signals all have the same frequency which is controlled by the counter period and the ARTARR register value.

$$f_{PWM} = f_{COUNTER} / (256 - ARTARR)$$

When a counter overflow occurs, the PWMx pin level is changed depending on the corresponding OPx (output polarity) bit in the PWMCR register.

When the counter reaches the value contained in one of the output compare register (OCRx) the corresponding PWMx pin level is restored.

It should be noted that the reload values will also affect the value and the resolution of the duty cycle of the PWM output signal. To obtain a signal on a PWMx pin, the contents of the OCRx register must be greater than the contents of the ARTARR register.

The maximum available resolution for the PWMx duty cycle is:

**Note**: To get the maximum resolution (1/256), the ARTARR register must be 0. With this maximum resolution, 0% and 100% can be obtained by changing the polarity.





Figure 38. PWM Auto-reload Timer Function

Figure 39. PWM Signal from 0% to 100% Duty Cycle



## **Output compare and Time base interrupt**

On overflow, the OVF flag of the ARTCSR register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OIE, in the ARTCSR register, is set. The OVF flag must be reset by the user software. This interrupt can be used as a time base in the application.


#### External clock and event detector mode

Using the  $f_{EXT}$  external prescaler input clock, the auto-reload timer can be used as an external clock event detector. In this mode, the ARTARR register is used to select the  $n_{EVENT}$  number of events to be counted before setting the OVF flag.

$$n_{EVENT} = 256 - ARTARR$$

When entering HALT mode while  $f_{EXT}$  is selected, all the timer control registers are frozen but the counter continues to increment. If the OIE bit is set, the next overflow of the counter will generate an interrupt which wakes up the MCU.

Figure 40. External Event Detector Example (3 counts)



#### Input capture function

This mode allows the measurement of external signal pulse widths through ARTICRx registers.

Each input capture can generate an interrupt independently on a selected input signal transition. This event is flagged by a set of the corresponding CFx bits of the Input Capture Control/Status register (ARTICCSR).

These input capture interrupts are enabled through the CIEx bits of the ARTICCSR register.

The active transition (falling or rising edge) is software programmable through the CSx bits of the ARTICCSR register.

The read only input capture registers (ARTICRx) are used to latch the auto-reload counter value when a transition is detected on the ARTICx pin (CFx bit set in ARTICCSR register). After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source.

**Note**: After a capture detection, data transfer in the ARTICRx register is inhibited until it is read (clearing the CFx bit).

The timer interrupt remains pending while the CFx flag is set when the interrupt is enabled (CIEx bit set). This means, the ARTICRx register has to be read at each capture event to clear the CFx flag.

The timing resolution is given by auto-reload counter cycle time  $(1/f_{COUNTER})$ .

**Note:** During HALT mode, if both input capture and external clock are enabled, the ARTICRx register value is not guaranteed if the input capture pin and the external clock change simultaneously.


# **External interrupt capability**

This mode allows the Input capture capabilities to be used as external interrupt sources. The interrupts are generated on the edge of the ARTICx signal.

The edge sensitivity of the external interrupts is programmable (CSx bit of ARTICCSR register) and they are independently enabled through CIEx bits of the ARTICCSR register. After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source.

During HALT mode, the external interrupts can be used to wake up the micro (if the CIEx bit is set).

Figure 41. Input Capture Timing Diagram




#### 10.3.3 Register Description

# **CONTROL / STATUS REGISTER (ARTCSR)**

Read/Write

Reset Value: 0000 0000 (00h)



#### Bit 7 = **EXCL** External Clock

This bit is set and cleared by software. It selects the input clock for the 7-bit prescaler.

0: CPU clock.

1: External clock.

#### Bit 6:4 = CC[2:0] Counter Clock Control

These bits are set and cleared by software. They determine the prescaler division ratio from f<sub>INPUT</sub>.

f <sub>COUNTER</sub>	With f <sub>INPUT</sub> =8 MHz	CC2	CC1	CC0
f <sub>INPUT</sub>	8 MHz	0	0	0
f <sub>INPUT</sub> / 2	4 MHz	0	0	1
f <sub>INPUT</sub> / 4	2 MHz	0	1	0
f <sub>INPUT</sub> / 8	1 MHz	0	1	1
f <sub>INPUT</sub> / 16	500 KHz	1	0	0
f <sub>INPUT</sub> / 32	250 KHz	1	0	1
f <sub>INPUT</sub> / 64	125 KHz	1	1	0
f <sub>INPUT</sub> / 128	62.5 KHz	1	1	1

#### Bit 3 = TCE Timer Counter Enable

This bit is set and cleared by software. It puts the timer in the lowest power consumption mode.

0: Counter stopped (prescaler and counter frozen).

1: Counter running.

#### Bit 2 = FCRL Force Counter Re-Load

This bit is write-only and any attempt to read it will yield a logical zero. When set, it causes the contents of ARTARR register to be loaded into the counter, and the content of the prescaler register to be cleared in order to initialize the timer before starting to count.

#### Bit 1 = **OIE** Overflow Interrupt Enable

This bit is set and cleared by software. It allows to enable/disable the interrupt which is generated when the OVF bit is set.

- 0: Overflow Interrupt disable.
- 1: Overflow Interrupt enable.

#### Bit 0 = **OVF** Overflow Flag

This bit is set by hardware and cleared by software reading the ARTCSR register. It indicates the transition of the counter from FFh to the ARTARR value.


0: New transition not yet reached

1: Transition reached

# **COUNTER ACCESS REGISTER (ARTCAR)**

Read/Write

Reset Value: 0000 0000 (00h)



## Bit 7:0 = CA[7:0] Counter Access Data

These bits can be set and cleared either by hardware or by software. The ARTCAR register is used to read or write the auto-reload counter "on the fly" (while it is counting).

# **AUTO-RELOAD REGISTER (ARTARR)**

Read/Write

Reset Value: 0000 0000 (00h)

7							0
AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0

# Bit 7:0 = AR[7:0] Counter Auto-Reload Data

These bits are set and cleared by software. They are used to hold the auto-reload value which is automatically loaded in the counter when an overflow occurs. At the same time, the PWM output levels are changed according to the corresponding OPx bit in the PWMCR register.

This register has two PWM management functions:

- Adjusting the PWM frequency
- Setting the PWM duty cycle resolution


#### PWM Frequency vs. Resolution:

ARTARR	Resolution	f <sub>PWM</sub>			
value	Resolution	Min	Max		
0	8-bit	~0.244-KHz	31.25-KHz		
[ 0127 ]	> 7-bit	~0.244-KHz	62.5-KHz		
[ 128191 ]	> 6-bit	~0.488-KHz	125-KHz		
[ 192223 ]	> 5-bit	~0.977-KHz	250-KHz		
[ 224239 ]	> 4-bit	~1.953-KHz	500-KHz		

# **PWM CONTROL REGISTER (PWMCR)**

Read/Write

Reset Value: 0000 0000 (00h)



#### Bit 7:4 = **OE[3:0]** PWM Output Enable

These bits are set and cleared by software. They enable or disable the PWM output channels independently acting on the corresponding I/O pin.

0: PWM output disabled.1: PWM output enabled.

Bit 3:0 = **OP[3:0]** *PWM Output Polarity* 

These bits are set and cleared by software. They independently select the polarity of the four PWM output signals.

PWMx ou	OPx		
Counter <= OCRx	Counter > OCRx	01 x	
1	0	0	
0	1	1	

**Note**: When an OPx bit is modified, the PWMx output signal polarity is immediately reversed.

# **DUTY CYCLE REGISTERS (PWMDCRx)**

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = **DC[7:0]** Duty Cycle Data


These bits are set and cleared by software.

A PWMDCRx register is associated with the OCRx register of each PWM channel to determine the second edge location of the PWM signal (the first edge location is common to all channels and given by the ARTARR register). These PWMDCR registers allow the duty cycle to be set independently for each PWM channel.

# INPUT CAPTURE CONTROL / STATUS REGISTER (ARTICCSR)

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:6 = Reserved, always read as 0.

### Bit 5:4 = **CS[2:1]** Capture Sensitivity

These bits are set and cleared by software. They determine the trigger event polarity on the corresponding input capture channel.

0: Falling edge triggers capture on channel x.

1: Rising edge triggers capture on channel x.

## Bit 3:2 = CIE[2:1] Capture Interrupt Enable

These bits are set and cleared by software. They enable or disable the Input capture channel interrupts independently.

0: Input capture channel x interrupt disabled.

1: Input capture channel x interrupt enabled.

# Bit 1:0 = CF[2:1] Capture Flag

These bits are set by hardware and cleared by software reading the corresponding ARTICRx register. Each CFx bit indicates that an input capture x has occurred.


0: No input capture on channel x.

1: An input capture has occured on channel x.

# **INPUT CAPTURE REGISTERS (ARTICRX)**

Read only

Reset Value: 0000 0000 (00h)



#### Bit 7:0 = IC[7:0] Input Capture Data

These read only bits are set and cleared by hard-ware. An ARTICRx register contains the 8-bit auto-reload counter value transferred by the input capture channel x event.

Table 15. PWM Auto-Reload Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0073h	PWMDCR3 Reset Value	DC7 0	DC6 0	DC5 0	DC4 0	DC3 0	DC2 0	DC1 0	DC0 0
0074h	PWMDCR2 Reset Value	DC7 0	DC6 0	DC5 0	DC4 0	DC3 0	DC2 0	DC1 0	DC0 0
0075h	PWMDCR1 Reset Value	DC7 0	DC6 0	DC5 0	DC4 0	DC3 0	DC2 0	DC1 0	DC0 0
0076h	PWMDCR0	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset Value	0	0	0	0	0	0	0	0
0077h	PWMCR	OE3	OE2	OE1	OE0	OP3	OP2	OP1	OP0
	Reset Value	0	0	0	0	0	0	0	0
0078h	ARTCSR	EXCL	CC2	CC1	CC0	TCE	FCRL	RIE	OVF
	Reset Value	0	0	0	0	0	0	0	0
0079h	ARTCAR	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
	Reset Value	0	0	0	0	0	0	0	0
007Ah	ARTARR	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
	Reset Value	0	0	0	0	0	0	0	0
007Bh	ARTICCSR Reset Value	0	0	CS2 0	CS1 0	CIE2 0	CIE1 0	CF2 0	CF1 0
007Ch	ARTICR1	IC7	IC6	IC5	IC4	IC3	IC2	IC1	IC0
	Reset Value	0	0	0	0	0	0	0	0
007Dh	ARTICR2	IC7	IC6	IC5	IC4	IC3	IC2	IC1	IC0
	Reset Value	0	0	0	0	0	0	0	0

#### **10.4 16-BIT TIMER**

#### 10.4.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (*input capture*) or generation of up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

#### 10.4.2 Main Features

- Programmable prescaler: f<sub>CPU</sub> divided by 2, 4 or 8.
- Overflow status flag and maskable interrupt
- External clock input (must be at least 4 times slower than the CPU clock speed) with the choice of active edge
- 1 or 2 Output Compare functions each with:
  - 2 dedicated 16-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- 1 or 2 Input Capture functions each with:
  - 2 dedicated 16-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM)
- One pulse mode
- Reduced Power Mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)\*

The Block Diagram is shown in Figure 42.

\*Note: Some timer pins may not available (not bonded) in some ST7 devices. Refer to the device pin out description.

When reading an input signal on a non-bonded pin, the value will always be '1'.

#### 10.4.3 Functional Description

#### 10.4.3.1 Counter

The main block of the Programmable Timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high & low.

Counter Register (CR):

- Counter High Register (CHR) is the most significant byte (MS Byte).
- Counter Low Register (CLR) is the least significant byte (LS Byte).

Alternate Counter Register (ACR)

- Alternate Counter High Register (ACHR) is the most significant byte (MS Byte).
- Alternate Counter Low Register (ACLR) is the least significant byte (LS Byte).

These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (Timer overflow flag), located in the Status register, (SR), (see note at the end of paragraph titled 16-bit read sequence).


Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value. Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in One Pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in Table 16 Clock Control Bits. The value in the counter register repeats every 131072, 262144 or 524288 CPU clock cycles depending on the CC[1:0] bits.

The timer frequency can be  $f_{CPU}/2$ ,  $f_{CPU}/4$ ,  $f_{CPU}/8$  or an external frequency.

# 16-BIT TIMER (Cont'd)


Figure 42. Timer Block Diagram



#### 16-BIT TIMER (Cont'd)

**16-bit read sequence:** (from either the Counter Register or the Alternate Counter Register).

Beginning of the sequence



Sequence completed

The user must read the MS Byte first, then the LS Byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS Byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS Byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
  - TOIE bit of the CR1 register is set and
  - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- 1. Reading the SR register while the TOF bit is set.
- 2. An access (read or write) to the CLR register.

**Notes:** The TOF bit is not cleared by accesses to ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by WAIT mode.

In HALT mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a Reset).

#### 10.4.3.2 External Clock

The external clock (where available) is selected if CC0=1 and CC1=1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 43. Counter Timing Diagram, internal clock divided by 2




Figure 44. Counter Timing Diagram, internal clock divided by 4





Figure 45. Counter Timing Diagram, internal clock divided by 8



Note: The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

# 10.4.3.3 Input Capture

In this section, the index, *i*, may be 1 or 2 because there are 2 input capture functions in the 16-bit timer.

The two 16-bit input capture registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition is detected on the ICAP*i* pin (see figure 5).

	MS Byte	LS Byte
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

ICiR register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of Control Registers (CR*i*).

Timing resolution is one count of the free running counter:  $(f_{CPU}/CC[1:0])$ .

#### **Procedure:**

To use the input capture function select the following in the CR2 register:

- Select the timer clock (CC[1:0]) (see Table 16 Clock Control Bits).
- Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).

And select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input or input with pullup without interrupt if this configuration is available).

When an input capture occurs:

- ICFi bit is set.
- The ICiR register contains the value of the free running counter on the active transition on the ICAPi pin (see Figure 47).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICFi bit is set.
- 2. An access (read or write) to the ICiLR register.

#### Notes:

- After reading the ICiHR register, transfer of input capture data is inhibited and ICFi will never be set until the ICiLR register is also read.
- 2. The ICiR register contains the free running counter value which corresponds to the most recent input capture.
- 3. The 2 input capture functions can be used together even if the timer also uses the 2 output compare functions.
- 4. In One pulse Mode and PWM mode only Input Capture 2 can be used.
- 5. The alternate inputs (ICAP1 & ICAP2) are always directly connected to the timer. So any transitions on these pins activates the input capture function.
  - Moreover if one of the ICAP i pins is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set.
  - This can be avoided if the input capture function *i* is disabled by reading the IC *i*HR (see note 1).
- 6. The TOF bit can be used with interrupt generation in order to measure events that go beyond the timer range (FFFFh).

Figure 46. Input Capture Block Diagram





Figure 47. Input Capture Timing Diagram



# 10.4.3.4 Output Compare

In this section, the index, *i*, may be 1 or 2 because there are 2 output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OC/E bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare Register 1 (OC1R) and Output Compare Register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

	MS Byte	LS Byte
OC <i>i</i> R	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OCiR value to 8000h.

Timing resolution is one count of the free running counter:  $(f_{CPU/CC[1:0]})$ .

#### **Procedure:**

To use the output compare function, select the following in the CR2 register:

- Set the OC*i*E bit if an output is needed then the OCMP*i* pin is dedicated to the output compare *i* signal.
- Select the timer clock (CC[1:0]) (see Table 16 Clock Control Bits).

And select the following in the CR1 register:

- Select the OLVLibit to applied to the OCMPipins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCFi bit is set.

- The OCMPi pin takes OLVLi bit value (OCMPi pin latch is forced low during reset).
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).

The OCiR register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC} R = \frac{\Delta t * f_{CPU}}{\text{PRESC}}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

 $f_{CPU}$  = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 16 Clock Control Bits)

If the timer clock is an external clock, the formula is:

$$\Delta \text{ OC} iR = \Delta t * f_{\text{FXT}}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

f<sub>FXT</sub> = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (i.e. clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF*i* bit is set.
- 2. An access (read or write) to the OCiLR register.

The following procedure is recommended to prevent the OCF*i* bit from being set between the time it is read and the write to the OC*i*R register:

- Write to the OCiHR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCFi bit, which may be already set).
- Write to the OC*i*LR register (enables the output compare function and clears the OCF*i* bit).

#### Notes:


- 1. After a processor write cycle to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. If the OC*i*E bit is not set, the OCMP*i* pin is a general I/O port and the OLVL*i* bit will not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
- 3. When the timer clock is f<sub>CPU</sub>/2, OCFi and OCMPi are set while the counter value equals the OCiR register value (see Figure 49 on page 78). This behaviour is the same in OPM or PWM mode.
  - When the timer clock is  $f_{CPU}/4$ ,  $f_{CPU}/8$  or in external clock mode, OCFi and OCMPi are set while the counter value equals the OCiR register value plus 1 (see Figure 50 on page 78).
- 4. The output compare functions can be used both for generating external events on the OCMP*i* pins even if the input capture mode is also used.
- 5. The value in the 16-bit OC*i*R register and the OLV*i* bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.

# **Forced Compare Output capability**

When the FOLV*i* bit is set by software, the OLV*i* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit=1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.

The FOLVL*i* bits have no effect in both one pulse mode and PWM mode.

Figure 48. Output Compare Block Diagram









Figure 50. Output Compare Timing Diagram,  $f_{TIMER} = f_{CPU}/4$ 



#### 10.4.3.5 One Pulse Mode


One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The one pulse mode uses the Input Capture1 function and the Output Compare1 function.

#### **Procedure:**

To use one pulse mode:

- 1. Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
  - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- Select the following in the CR2 register:
  - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
  - Set the OPM bit.
  - Select the timer clock CC[1:0] (see Table 16 Clock Control Bits).



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICFi bit is set.
- 2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OC_iR Value = \frac{t * f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

 $f_{CPU}$  = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 16 Clock Control Bits)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{FXT} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (See Figure 51).

#### Notes:

- 1. The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an Output Compare interrupt.
- 2. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- 3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
- 4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- 5. When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.

Figure 51. One Pulse Mode Timing Example





Figure 52. Pulse Width Modulation Mode Timing Example with 2 Output Compare Functions



#### 10.4.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.


Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).

### **Procedure**

To use pulse width modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1=0 and OLVL2=1) using the formula in the opposite column.
- Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
- 4. Select the following in the CR2 register:
  - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
  - Set the PWM bit.
  - Select the timer clock (CC[1:0]) (see Table 16 Clock Control Bits).



If OLVL1=1 and OLVL2=0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OCiR register value required for a specific timing application can be calculated using the following formula:

$$OCiR Value = \frac{t * f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

 $f_{CPLL} = CPU$  clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 16)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{FXT} - 5$$

Where:

t = Signal or pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 52)

#### Notes:

- 1. After a write instruction to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
- When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.

# 10.4.4 Low Power Modes

Mode	Description
WAIT	No effect on 16-bit Timer. Timer interrupts cause the device to exit from WAIT mode.
	16-bit Timer registers are frozen.
HALT	In HALT mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the MCU is woken up by a RESET.
	If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequently, when the MCU is woken up by an interrupt with "exit from HALT mode" capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from HALT mode is captured into the IC <i>i</i> R register.

# 10.4.5 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Input Capture 1 event/Counter reset in PWM mode	ICF1	ICIE	Yes	No
Input Capture 2 event	ICF2	ICIL	Yes	No
Output Compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes	No
Output Compare 2 event (not available in PWM mode)	OCF2	OCIL	Yes	No
Timer Overflow event	TOF	TOIE	Yes	No

**Note:** The 16-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts chapter). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

# 10.4.6 Summary of Timer modes

MODES	TIMER RESOURCES							
WIODES	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2				
Input Capture (1 and/or 2)	Yes	Yes <sup>2)5)</sup>	Yes	Yes <sup>4)</sup>				
Output Compare (1 and/or 2)	Yes	Yes <sup>5)</sup>	Yes	Yes <sup>4)</sup>				
One Pulse Mode	No	Not Recommended <sup>1)5)</sup>	No	Partially <sup>2)</sup>				
PWM Mode	No	Not Recommended <sup>3)5)</sup>	No	No				

- 1) See note 4 in Section 10.4.3.5 One Pulse Mode
- 2) See note 5 and 6 in Section 10.4.3.5 One Pulse Mode
- 3) See note 4 in Section 10.4.3.6 Pulse Width Modulation Mode

# 10.4.7 Register Description

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

# **CONTROL REGISTER 1 (CR1)**

Read/Write

Reset Value: 0000 0000 (00h)

7							
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1

Bit 7 = **ICIE** Input Capture Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** Output Compare Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.* 

0: Interrupt is inhibited.

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

Bit 4 = **FOLV2** Forced Output Compare 2.

This bit is set and cleared by software.

0: No effect on the OCMP2 pin.

1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

Bit 3 = **FOLV1** Forced Output Compare 1.

This bit is set and cleared by software.

0: No effect on the OCMP1 pin.

1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

Bit 2 = **OLVL2** Output Level 2.

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse Mode and Pulse Width Modulation mode.

Bit 1 = IEDG1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

Bit 0 = **OLVL1** Output Level 1.

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

# **CONTROL REGISTER 2 (CR2)**

Read/Write

Reset Value: 0000 0000 (00h)

7 0

OC1E	OC2E	ОРМ	PWM	CC1	CC0	IEDG2	EXEDG
------	------	-----	-----	-----	-----	-------	-------

### Bit 7 = **OC1E** Output Compare 1 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the Output Compare 1 function of the timer remains active.

- 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP1 pin alternate function enabled.

### Bit 6 = **OC2E** Output Compare 2 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the Output Compare 2 function of the timer remains active.

- 0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP2 pin alternate function enabled.

# Bit 5 = **OPM** One Pulse Mode.

- 0: One Pulse Mode is not active.
- 1: One Pulse Mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.

Bit 4 = **PWM** Pulse Width Modulation.

- 0: PWM mode is not active.
- 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.

# Bit 3, 2 = CC[1:0] Clock Control.

The timer clock mode depends on these bits:

**Table 16. Clock Control Bits** 

Timer Clock	CC1	CC0
f <sub>CPU</sub> / 4	0	0
f <sub>CPU</sub> / 2	0	1
f <sub>CPU</sub> / 8	1	0
External Clock (where available)	1	1

**Note**: If the external clock pin is not available, programming the external clock configuration stops the counter.

### Bit 1 = IEDG2 Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture.

- 0: A falling edge triggers the capture.
- 1: A rising edge triggers the capture.

### Bit 0 = **EXEDG** External Clock Edge.

This bit determines which type of level transition on the external clock pin EXTCLK will trigger the counter register.

- 0: A falling edge triggers the counter register.
- 1: A rising edge triggers the counter register.

### CONTROL/STATUS REGISTER (CSR)

Read Only (except bit 2 R/W) Reset Value: xxxx x0xx (xxh)

7								
ICF1	OCF1	TOF	ICF2	OCF2	TIMD	0	0	

# Bit 7 = ICF1 Input Capture Flag 1.

- 0: No input capture (reset value).
- 1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.

### Bit 6 = **OCF1** Output Compare Flag 1.

- 0: No match (reset value).
- 1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.

# Bit 5 = TOF Timer Overflow Flag.

- 0: No timer overflow (reset value).
- 1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register.

**Note:** Reading or writing the ACLR register does not clear TOF.

# Bit 4 = ICF2 Input Capture Flag 2.

- 0: No input capture (reset value).
- 1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.

# Bit 3 = OCF2 Output Compare Flag 2.

- 0: No match (reset value).
- 1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.

#### Bit 2 = **TIMD** Timer disable.

This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed, or the counter reset, while it is disabled.

- 0: Timer enabled
- 1: Timer prescaler, counter and outputs disabled

Bits 1:0 = Reserved, must be kept cleared.

# **INPUT CAPTURE 1 HIGH REGISTER (IC1HR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).

7				0
MSB				LSB

# OUTPUT COMPARE 1 HIGH REGISTER (OC1HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7	_	_	_	_	_	0	
MSB						LSB	

# **INPUT CAPTURE 1 LOW REGISTER (IC1LR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).

7				0
MSB				LSB

# OUTPUT COMPARE 1 LOW REGISTER (OC1LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7	_	_	_	_	_	0
MSB						LSB

#### OUTPUT COMPARE 2 HIGH REGISTER (OC2HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7				0
MSB				LSB

#### ALTERNATE COUNTER HIGH REGISTER (ACHR)

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7				0
MSB				LSB

#### OUTPUT **REGISTER** COMPARE 2 LOW (OC2LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0
MSB				LSB

#### ALTERNATE COUNTER LOW REGISTER (ACLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.

7				0	
MSB				LSB	

# **COUNTER HIGH REGISTER (CHR)**

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7 0 LSB **MSB** 

# **INPUT CAPTURE 2 HIGH REGISTER (IC2HR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

# **COUNTER LOW REGISTER (CLR)**

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.

7				0
MSB				LSB

# **INPUT CAPTURE 2 LOW REGISTER (IC2LR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

Table 17. 16-Bit Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
Timer A: 32	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
Timer B: 42	Reset Value	0	0	0	0	0	0	0	0
Timer A: 31	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG
Timer B: 41	Reset Value	0	0	0	0	0	0	0	0
Timer A: 33	CSR	ICF1	OCF1	TOF	ICF2	OCF2	TIMD	-	-
Timer B: 43	Reset Value	Х	Х	Х	Х	Х	0	Х	Х
Timer A: 34	IC1HR	MSB							LSB
Timer B: 44	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х
Timer A: 35	IC1LR	MSB							LSB
Timer B: 45	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х
Timer A: 36	OC1HR	MSB							LSB
Timer B: 46	Reset Value	1	0	0	0	0	0	0	0
Timer A: 37	OC1LR	MSB							LSB
Timer B: 47	Reset Value	0	0	0	0	0	0	0	0
Timer A: 3E	OC2HR	MSB							LSB
Timer B: 4E	Reset Value	1	0	0	0	0	0	0	0
Timer A: 3F	OC2LR	MSB							LSB
Timer B: 4F	Reset Value	0	0	0	0	0	0	0	0
Timer A: 38	CHR	MSB							LSB
Timer B: 48	Reset Value	1	1	1	1	1	1	1	1
Timer A: 39	CLR	MSB							LSB
Timer B: 49	Reset Value	1	1	1	1	1	1	0	0
Timer A: 3A	ACHR	MSB							LSB
Timer B: 4A	Reset Value	1	1	1	1	1	1	1	1
Timer A: 3B	ACLR	MSB							LSB
Timer B: 4B	Reset Value	1	1	1	1	1	1	0	0
Timer A: 3C	IC2HR	MSB							LSB
Timer B: 4C	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х
Timer A: 3D	IC2LR	MSB							LSB
Timer B: 4D	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х

# 10.5 SERIAL PERIPHERAL INTERFACE (SPI)

#### 10.5.1 Introduction

The Serial Peripheral Interface (SPI) allows full-duplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves however the SPI interface can not be a master in a multi-master system.

#### 10.5.2 Main Features

- Full duplex synchronous transfers (on 3 lines)
- Simplex synchronous transfers (on 2 lines)
- Master or slave operation
- Six master mode frequencies (f<sub>CPU</sub>/4 max.)
- f<sub>CPU</sub>/2 max. slave mode frequency
- SS Management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision, Master Mode Fault and Overrun flags

# 10.5.3 General Description

Figure 53 shows the serial peripheral interface (SPI) block diagram. There are 3 registers:


- SPI Control Register (SPICR)
- SPI Control/Status Register (SPICSR)
- SPI Data Register (SPIDR)

The SPI is connected to external devices through 3 pins:

- MISO: Master In / Slave Out data
- MOSI: Master Out / Slave In data
- SCK: Serial Clock out by SPI masters and input by SPI slaves
- SS: Slave select:

This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master MCU.

Figure 53. Serial Peripheral Interface Block Diagram



### 10.5.3.1 Functional Description

A basic example of interconnections between a single master and a single slave is illustrated in Figure 54.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).


The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device re-

sponds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see Figure 57) but master and slave must be programmed with the same timing mode.

Figure 54. Single Master/ Single Slave Application



# 10.5.3.2 Slave Select Management

As an alternative to using the SS pin to control the Slave Select signal, the application can choose to manage the Slave Select signal by software. This is configured by the SSM bit in the SPICSR register (see Figure 56)

In software management, the external  $\overline{SS}$  pin is free for other application uses and the internal  $\overline{SS}$  signal level is driven by writing to the  $\overline{SSI}$  bit in the  $\overline{SPICSR}$  register.

#### In Master mode:

- SS internal must be held high continuously

#### In Slave Mode:

There are two cases depending on the data/clock timing relationship (see Figure 55):

If CPHA=1 (data latched on 2nd clock edge):

SS internal must be held low during the entire transmission. This implies that in single slave applications the SS pin either can be tied to V<sub>SS</sub>, or made free for standard I/O by managing the SS function by software (SSM= 1 and SSI=0 in the in the SPICSR register)

If CPHA=0 (data latched on 1st clock edge):

— SS internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a Write Collision error will occur when the slave writes to the shift register (see Section 10.5.5.3).

Figure 55. Generic SS Timing Diagram





Figure 56. Hardware/Software Slave Select Management



# 10.5.3.3 Master Mode Operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to the description of the SPICSR register).

**Note:** The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

To operate the SPI in master mode, perform the following two steps in order (if the SPICSR register is not written first, the SPICR register setting may be not taken into account):

- 1. Write to the SPICSR register:
  - Select the clock frequency by configuring the SPR[2:0] bits.
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits. Figure 57 shows the four possible configurations.
     Note: The slave must have the same CPOL and CPHA settings as the master.
  - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high for the complete byte transmit sequence.
- 2. Write to the SPICR register:
  - Set the MSTR and SPE bits
     Note: MSTR and SPE bits remain set only if SS is high).

The transmit sequence begins when software writes a byte in the SPIDR register.

### 10.5.3.4 Master Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- An access to the SPICSR register while the SPIF bit is set
- A read to the SPIDR register.

**Note:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

# 10.5.3.5 Slave Mode Operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- Write to the SPICSR register to perform the following actions:
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 57).

Figure 57).

Note: The slave must have the same CPOL and CPHA settings as the master.

- Manage the SS pin as described in Section 10.5.3.2 and Figure 55. If CPHA=1 SS must be held low continuously. If CPHA=0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
- Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

# 10.5.3.6 Slave Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- An access to the SPICSR register while the SPIF bit is set.
- 2. A write or a read to the SPIDR register.

**Notes:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see Section 10.5.5.2).

# 10.5.4 Clock Phase and Clock Polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (See Figure 57).


**Note:** The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge

Figure 57, shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

**Note**: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

Figure 57. Data Clock Timing Diagram



# 10.5.5 Error Flags

# 10.5.5.1 Master Mode Fault (MODF)

Master mode fault occurs when the master device has its SS pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

- A read access to the SPICSR register while the MODF bit is set.
- 2. A write to the SPICR register.

**Notes:** To avoid any conflicts in an application with multiple slaves, the SS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

# 10.5.5.2 Overrun Condition (OVR)

An overrun condition occurs, when the master device has sent a data byte and the slave device has

not cleared the SPIF bit issued from the previously transmitted byte.

When an Overrun occurs:

 The OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

# 10.5.5.3 Write Collision Error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode. See also Section 10.5.3.2 Slave Select Management.


**Note:** a "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see Figure 58).

Figure 58. Clearing the WCOL bit (Write Collision Flag) Software Sequence



# 10.5.5.4 Single Master Systems

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see Figure 59).

The master device selects the individual slave devices by <u>using</u> four pins of a parallel port to control the four SS pins of the slave devices.


The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

**Note:** To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.

Figure 59. Single Master / Multiple Slave Configuration



# SERIAL PERIPHERAL INTERFACE (Cont'd) 10.5.6 Low Power Modes

Mode	Description
WAIT	No effect on SPI. SPI interrupt events cause the device to exit from WAIT mode.
HALT	SPI registers are frozen. In HALT mode, the SPI is inactive. SPI operation resumes when the MCU is woken up by an interrupt with "exit from HALT mode" capability. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetching). If several data are received before the wake-up event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the device.

# 10.5.6.1 Using the SPI to wakeup the MCU from Halt mode

In slave configuration, the SPI is able to wakeup the ST7 device from HALT mode through a SPIF interrupt. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetch). If multiple data transfers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware.

**Note:** When waking up from Halt mode, if the SPI remains in Slave mode, it is recommended to perform an extra communications cycle to bring the SPI from Halt mode state to normal state. If the

SPI exits from Slave mode, it returns to normal state immediately.

Caution: The SPI can wake up the ST7 from Halt mode only if the Slave Select signal (external SS pin or the SSI bit in the SPICSR register) is low when the ST7 enters Halt mode. So if Slave selection is configured as external (see Section 10.5.3.2), make sure the master drives a low level on the SS pin when the slave enters Halt mode.

# 10.5.7 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
SPI End of Transfer Event	SPIF		Yes	Yes
Master Mode Fault Event	MODF	SPIE	Yes	No
Overrun Error	OVR		Yes	No

**Note**: The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

# 10.5.8 Register Description

# **CONTROL REGISTER (SPICR)**

Read/Write

Reset Value: 0000 xxxx (0xh)

7							0
SPIE	SPE	SPR2	MSTR	CPOL	СРНА	SPR1	SPR0

Bit 7 = **SPIE** *Serial Peripheral Interrupt Enable.* This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPİ interrupt is generated whenever SPIF=1, MODF=1 or OVR=1 in the SPICSR register

# Bit 6 = **SPE** Serial Peripheral Output Enable.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS=0 (see Section 10.5.5.1 Master Mode Fault (MODF)). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O

1: SPI I/O pin alternate functions enabled

#### Bit 5 = **SPR2** Divider Enable.

This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 18 SPI Master mode SCK Frequency.

0: Divider by 2 enabled

1: Divider by 2 disabled

Note: This bit has no effect in slave mode.

#### Bit 4 = **MSTR** Master Mode.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS=0 (see Section 10.5.5.1 Master Mode Fault (MODF)).

0: Slave mode

1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

# Bit 3 = **CPOL** *Clock Polarity*.

This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state

1: SCK pin has a high level idle state

**Note**: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

# Bit 2 = **CPHA** Clock Phase.

This bit is set and cleared by software.

- 0: The first clock transition is the first data capture edge.
- 1: The second clock transition is the first capture edge.

**Note:** The slave must have the same CPOL and CPHA settings as the master.

# Bits 1:0 = **SPR[1:0]** *Serial Clock Frequency.*

These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.

Note: These 2 bits have no effect in slave mode.

Table 18. SPI Master mode SCK Frequency

Serial Clock	SPR2	SPR1	SPR0
f <sub>CPU</sub> /4	1	0	0
f <sub>CPU</sub> /8	0	0	0
f <sub>CPU</sub> /16	0	0	1
f <sub>CPU</sub> /32	1	1	0
f <sub>CPU</sub> /64	0	1	0
f <sub>CPU</sub> /128	0	1	1

# **CONTROL/STATUS REGISTER (SPICSR)**

Read/Write (some bits Read Only) Reset Value: 0000 0000 (00h)

7 0

SPIF | WCOL | OVR | MODF | - | SOD | SSM | SSI

# Bit 7 = **SPIF** Serial Peripheral Data Transfer Flag (Read only).

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

- 0: Data transfer is in progress or the flag has been cleared.
- 1: Data transfer between the device and an external device has been completed.

**Note:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Bit 6 = **WCOL** Write Collision status (Read only). This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 58).

0: No write collision occurred

1: A write collision has been detected

#### Bit 5 = OVR SPI Overrun error (Read only).

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See Section 10.5.5.2). An interrupt is generated if SPIE = 1 in SPICSR register. The OVR bit is cleared by software reading the SPICSR register.

0: No overrun error

1: Overrun error detected

#### Bit 4 = **MODF** *Mode Fault flag (Read only).*

This bit is set by hardware when the SS pin is pulled low in master mode (see Section 10.5.5.1 Master Mode Fault (MODF)). An SPI interrupt can be generated if SPIE=1 in the SPICSR register. This bit is cleared by a software sequence (An access to the SPICSR register while MODF=1 followed by a write to the SPICR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

# Bit 2 = **SOD** SPI Output Disable.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode)

0: SPI output enabled (if SPE=1)

1: SPI output disabled

# Bit $1 = SSM \overline{SS}$ Management.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See Section 10.5.3.2 Slave Select Management.

- 0: Hardware management (SS managed by external pin)
- 1: Software management (internal SS signal controlled by SSI bit. External SS pin free for general-purpose I/O)

# Bit $0 = SSI \overline{SS}$ Internal Mode.


This bit is set and cleared by software. It <u>acts</u> as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set.

0 : Slave selected1 : Slave deselected

# **DATA I/O REGISTER (SPIDR)**

Read/Write

Reset Value: Undefined



The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

**Notes:** During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

**Warning:** A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see Figure 53).

Table 19. SPI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0021h	SPIDR	MSB							LSB
	Reset Value	Х	Х	Х	Х	Х	Х	Х	x
0022h	SPICR	SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0
	Reset Value	0	0	0	0	Х	Х	Х	Х
0023h	SPICSR	SPIF	WCOL	OR	MODF		SOD	SSM	SSI
	Reset Value	0	0	0	0	0	0	0	0

# 10.6 SERIAL COMMUNICATIONS INTERFACE (SCI)

#### 10.6.1 Introduction

The Serial Communications Interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

#### 10.6.2 Main Features

- Full duplex, asynchronous communications
- NRZ standard format (Mark/Space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 500K baud.
- Programmable data word length (8 or 9 bits)
- Receive buffer full, Transmit buffer empty and End of Transmission flags
- Two receiver wake-up modes:
  - Address bit (MSB)
  - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver
- Four error detection flags:
  - Overrun error
  - Noise error
  - Frame error
  - Parity error
- Five interrupt sources with flags:
  - Transmit data register empty
  - Transmission complete
  - Receive data register full
  - Idle line received
  - Overrun error detected
- Parity control:
  - Transmits parity bit
  - Checks parity of received data byte
- Reduced power consumption mode

# 10.6.3 General Description

The interface is externally connected to another device by two pins (see Figure 61):

- TDO: Transmit Data Output. When the transmitter and the receiver are disabled, the output pin returns to its I/O port configuration. When the transmitter and/or the receiver are enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.


Through these pins, serial data is transmitted and received as frames comprising:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A Stop bit indicating that the frame is complete.

This interface uses two types of baud rate generator:

- A conventional type for commonly-used baud rates.
- An extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequencies.

Figure 60. SCI Block Diagram



### 10.6.4 Functional Description

The block diagram of the Serial Control Interface, is shown in Figure 60. It contains 6 dedicated registers:

- Two control registers (SCICR1 & SCICR2)
- A status register (SCISR)
- A baud rate register (SCIBRR)
- An extended prescaler receiver register (SCIER-PR)
- An extended prescaler transmitter register (SCI-ETPR)

Refer to the register descriptions in Section 10.6.7for the definitions of each bit.

#### 10.6.4.1 Serial Data Format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see Figure 60).

The TDO pin is in low state during the start bit.


The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving "0"s for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra "1" bit to acknowledge the start bit.

Transmission and reception are driven by their own baud rate generator.

Figure 61. Word Length Programming



#### 10.6.4.2 Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

#### **Character Transmission**

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see Figure 60).

#### **Procedure**

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- Set the TE bit to assign the TDO pin to the alternate function and to send a idle frame as first transmission.
- Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

The TDRE bit is set by hardware and it indicates:

- The TDR register is empty.
- The data transfer is beginning.
- The next data can be written in the SCIDR register without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set.

When a frame transmission is complete (after the stop bit or after the break frame) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

**Note:** The TDRE and TC bits are cleared by the same software sequence.

#### **Break Characters**

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see Figure 61).

As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

#### **Idle Characters**

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Clearing and then setting the TE bit during a transmission sends an idle frame after the current word.

**Note:** Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set i.e. before writing the next byte in the SCIDR.

#### 10.6.4.3 Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

# **Character reception**

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see Figure 60).

#### **Procedure**

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

### **Break Character**

When a break character is received, the SPI handles it as a framing error.

#### **Idle Character**

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

#### **Overrun Error**

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.

When a overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

#### **Noise Error**

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

When noise is detected in a frame:

- The NF is set at the rising edge of the RDRF bit.
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

#### Framing Error

A framing error is detected when:


- The stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.
- A break is received.

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

Figure 62. SCI Baud Rate and Extended Prescaler Block Diagram



#### 10.6.4.4 Conventional Baud Rate Generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

$$Tx = \frac{f_{CPU}}{(16*PR)*TR} \qquad Rx = \frac{f_{CPU}}{(16*PR)*RR}$$

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64, 128

(see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64,128

(see SCR[2:0] bits)

All these bits are in the SCIBRR register.

**Example:** If f<sub>CPU</sub> is 8 MHz (normal mode) and if PR=13 and TR=RR=1, the transmit and receive baud rates are 38400 baud.

**Note:** the baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

#### 10.6.4.5 Extended Baud Rate Generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional Baud Rate Generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 62.

The output clock rate sent to the transmitter or to the receiver will be the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCIERPR or the SCIETPR register.

**Note:** the extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR^*(PR^*TR)} Rx = \frac{f_{CPU}}{16 \cdot ERPR^*(PR^*RR)}$$

with:

ETPR = 1,..,255 (see SCIETPR register)

ERPR = 1,.. 255 (see SCIERPR register)

# 10.6.4.6 Receiver Muting and Wake-up Feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the WAKE bit is reset,
- by Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognised an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

Caution: In Mute mode, do not write to the SCICR2 register. If the SCI is in Mute mode during the read operation (RWU=1) and a address mark wake up event occurs (RWU is reset) before the write operation, the RWU bit will be set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from Mute mode.

# 10.6.4.7 Parity Control

Parity control (generation of parity bit in trasmission and and parity chencking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in Table 20.

Table 20. Frame Formats

M bit	PCE bit	SCI frame		
0	0	SB   8 bit data   STB		
0	1	SB   7-bit data   PB   STB		
1	0	SB   9-bit data   STB		
1	1	SB   8-bit data PB   STB		

**Legend:** SB = Start Bit, STB = Stop Bit,

PB = Parity Bit

**Note**: In case of wake up by an address mark, the MSB bit of the data is taken into account and not the parity bit

**Even parity:** the parity bit is calculated to obtain an even number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 0 if even parity is selected (PS bit = 0).

**Odd parity:** the parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 1 if odd parity is selected (PS bit = 1).

**Transmission mode:** If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

**Reception mode:** If the PCE bit is set then the interface checks if the received data byte has an even number of "1s" if even parity is selected

(PS=0) or an odd number of "1s" if odd parity is selected (PS=1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

#### 10.6.5 Low Power Modes

Mode	Description
	No effect on SCI.
WAIT	SCI interrupts cause the device to exit from Wait mode.
	SCI registers are frozen.
HALT	In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.

# 10.6.6 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Transmit Data Register Empty	TDRE	TIE	Yes	No
Transmission Complete	TC	TCIE	Yes	No
Received Data Ready to be Read	RDRF	RIE	Yes	No
Overrun Error Detected	OR		Yes	No
Idle Line Detected	IDLE	ILIE	Yes	No
Parity Error	PE	PIE	Yes	No

The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

# 10.6.7 Register Description STATUS REGISTER (SCISR)

Read Only

Reset Value: 1100 0000 (C0h)

7 0

TDRE TC RDRF IDLE OR NF FE PE

Bit 7 = **TDRE** *Transmit data register empty.* 

This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

- 0: Data is not transferred to the shift register
- 1: Data is transferred to the shift register

**Note:** Data will not be transferred to the shift register unless the TDRE bit is cleared.

# Bit 6 = **TC** *Transmission complete.*

This bit is set by hardware when transmission of a frame containing Data, a Preamble or a Break is complete. An interrupt is generated if TCIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

- 0: Transmission is not complete
- 1: Transmission is complete

**Note:** TC is not set after the transmission of a Preamble or a Break.

# Bit 5 = RDRF Received data ready flag.

This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

- 0: Data is not received
- 1: Received data is ready to be read

#### Bit 4 = **IDLE** *Idle line detect*.

This bit is set by hardware when a Idle Line is detected. An interrupt is generated if the ILIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

- 0: No Idle Line is detected
- 1: Idle Line is detected

**Note:** The IDLE bit will not be set again until the RDRF bit has been set itself (i.e. a new idle line occurs).

#### Bit $3 = \mathbf{OR}$ Overrun error.

This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF=1. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

- 0: No Overrun error
- 1: Overrun error is detected

**Note:** When this bit is set RDR register content will not be lost but the shift register will be overwritten.

#### Bit 2 = **NF** Noise flag.

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

- 0: No noise is detected
- 1: Noise is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.

# Bit 1 = FE Framing error.

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

- 0: No Framing error is detected
- 1: Framing error or break character is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be set.

# Bit 0 = PE Parity error.

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE=1 in the SCICR1 register.

- 0: No parity error
- 1: Parity error

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) CONTROL REGISTER 1 (SCICR1)

Read/Write

Reset Value: x000 0000 (x0h)

7 0

| R8 | T8 | SCID | M | WAKE | PCE | PS | PIE

Bit 7 = **R8** Receive data bit 8.

This bit is used to store the 9th bit of the received word when M=1.

#### Bit 6 = T8 Transmit data bit 8.

This bit is used to store the 9th bit of the transmitted word when M=1.

Bit 5 = **SCID** Disabled for low power consumption When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software.

0: SCI enabled

1: SCI prescaler and outputs disabled

#### Bit 4 = M Word length.

This bit determines the word length. It is set or cleared by software.

0: 1 Start bit, 8 Data bits, 1 Stop bit

1: 1 Start bit, 9 Data bits, 1 Stop bit

**Note**: The M bit must not be modified during a data transfer (both transmission and reception).

#### Bit 3 = WAKE Wake-Up method.

This bit determines the SCI Wake-Up method, it is set or cleared by software.

0: Idle Line

1: Address Mark

# Bit 2 = PCE Parity control enable.

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

0: Parity control disabled

1: Parity control enabled

# Bit 1 = **PS** Parity selection.

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte.

0: Even parity

1: Odd parity

#### Bit 0 = **PIE** Parity interrupt enable.

This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). It is set and cleared by software.

0: Parity error interrupt disabled

1: Parity error interrupt enabled.

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) CONTROL REGISTER 2 (SCICR2)

Read/Write

Reset Value: 0000 0000 (00h)

7 0

TIE TCIE RIE ILIE TE RE RWU SBK

Bit 7 = **TIE** *Transmitter interrupt enable*.

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever TDRE=1 in the SCISR register

Bit 6 = TCIE *Transmission complete interrupt ena*ble

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever TC=1 in the SCISR register

Bit 5 = **RIE** Receiver interrupt enable.

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever OR=1 or RDRF=1 in the SCISR register

Bit 4 = **ILIE** *Idle line interrupt enable.* 

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever IDLE=1 in the SCISR register.

Bit 3 = **TE** Transmitter enable.

This bit enables the transmitter. It is set and cleared by software.

0: Transmitter is disabled

1: Transmitter is enabled

#### Notes:

- During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word.
- When TE is set there is a 1 bit-time delay before the transmission starts.

**Caution:** The TDO pin is free for general purpose I/O only when the TE and RE bits are both cleared (or if TE is never set).

Bit 2 = RE Receiver enable.

This bit enables the receiver. It is set and cleared by software.

0: Receiver is disabled

1: Receiver is enabled and begins searching for a start bit

Bit 1 = **RWU** Receiver wake-up.

This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized.

0: Receiver in Active mode

1: Receiver in Mute mode

**Note:** Before selecting Mute mode (setting the RWU bit), the SCI must receive some data first, otherwise it cannot function in Mute mode with wakeup by idle line detection.

Bit 0 = **SBK** Send break.

This bit set is used to send break characters. It is set and cleared by software.

0: No break character is transmitted

1: Break characters are transmitted

**Note:** If the SBK bit is set to "1" and then to "0", the transmitter will send a BREAK word at the end of the current word.

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) DATA REGISTER (SCIDR)

Read/Write

Reset Value: Undefined

Contains the Received or Transmitted data character, depending on whether it is read from or written to.

\_

7 0 DR7 DR6 DR5 DR4 DR3 DR2 DR1 DR0

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 60).

The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 60).

# **BAUD RATE REGISTER (SCIBRR)**

Read/Write

Reset Value: 0000 0000 (00h)

7

SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
------	------	------	------	------	------	------	------

0

Bits 7:6= **SCP[1:0]** First SCI Prescaler
These 2 prescaling bits allow several standard clock division ranges:

PR Prescaling factor	SCP1	SCP0
1	0	0
3	0	1
4	1	0
13	1	1

Bits 5:3 = **SCT[2:0]** *SCI Transmitter rate divisor* These 3 bits, in conjunction with the SCP1 & SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock in conventional Baud Rate Generator mode.

TR dividing factor	SCT2	SCT1	SCT0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1

Bits 2:0 = **SCR[2:0]** *SCI Receiver rate divisor.* These 3 bits, in conjunction with the SCP[1:0] bits define the total division applied to the bus clock to yield the receive rate clock in conventional Baud Rate Generator mode.

RR Dividing factor	SCR2	SCR1	SCR0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1

### SERIAL COMMUNICATIONS INTERFACE (Cont'd)

# EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR)

Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

7							0
ERPR	ERPR	ERPR	ERPR	ERPR	ERPR	ERPR	ERPR
7	6	5	4	3	2	1	0

Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 62) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

# EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

7							0	
ETPR 7	ETPR 6	ETPR 5	ETPR 4	ETPR 3	ETPR 2	ETPR 1	ETPR 0	

# Bits 7:0 = **ETPR[7:0]** 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 62) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

**Table 21. Baudrate Selection** 

			Cor		Baud		
Symbol	Parameter	f <sub>CPU</sub>	Accuracy vs. Standard	Prescaler	Standard	Rate	Unit
f <sub>Tx</sub> f <sub>Rx</sub>	Communication frequency	8MHz	~0.16%	Conventional Mode TR (or RR)=128, PR=13 TR (or RR)= 32, PR=13 TR (or RR)= 16, PR=13 TR (or RR)= 8, PR=13 TR (or RR)= 4, PR=13 TR (or RR)= 16, PR= 3 TR (or RR)= 2, PR=13 TR (or RR)= 1, PR=13	19200	~300.48 ~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77 ~38461.54	Hz
			~0.79%	Extended Mode ETPR (or ERPR) = 35, TR (or RR)= 1, PR=1	14400	~14285.71	

# **SERIAL COMMUNICATION INTERFACE** (Cont'd)

Table 22. SCI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0050h	SCISR	TDRE	TC	RDRF	IDLE	OR	NF	FE	PE
	Reset Value	1	1	0	0	0	0	0	0
0051h	SCIDR Reset Value	MSB x	X	Х	X	X	Х	Х	LSB x
0052h	SCIBRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
	Reset Value	0	0	0	0	0	0	0	0
0053h	SCICR1	R8	T8	SCID	M	WAKE	PCE	PS	PIE
	Reset Value	x	0	0	0	0	0	0	0
0054h	SCICR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
	Reset Value	0	0	0	0	0	0	0	0
0055h	SCIERPR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
0057h	SCIPETPR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0

# 10.7 I<sup>2</sup>C BUS INTERFACE (I2C)

#### 10.7.1 Introduction

The I<sup>2</sup>C Bus Interface serves as an interface between the microcontroller and the serial I<sup>2</sup>C bus. It provides both multimaster and slave functions, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing. It supports fast I<sup>2</sup>C mode (400kHz).

#### 10.7.2 Main Features

- Parallel-bus/I<sup>2</sup>C protocol converter
- Multi-master capability
- 7-bit/10-bit Addressing
- Transmitter/Receiver flag
- End-of-byte transmission flag
- Transfer problem detection

#### I<sup>2</sup>C Master Features:

- Clock generation
- I<sup>2</sup>C bus busy flag
- Arbitration Lost Flag
- End of byte transmission flag
- Transmitter/Receiver Flag
- Start bit detection flag
- Start and Stop generation

#### I<sup>2</sup>C Slave Features:

- Stop bit detection
- I<sup>2</sup>C bus busy flag
- Detection of misplaced start or stop condition
- Programmable I<sup>2</sup>C Address detection
- Transfer problem detection
- End-of-byte transmission flag
- Transmitter/Receiver flag

### 10.7.3 General Description

In addition to receiving and transmitting data, this interface converts it from serial to parallel format and vice versa, using either an interrupt or polled handshake. The interrupts are enabled or disabled by software. The interface is connected to the I<sup>2</sup>C bus by a data pin (SDAI) and by a clock pin (SCLI). It can be connected both with a standard I<sup>2</sup>C bus and a Fast I<sup>2</sup>C bus. This selection is made by software.

#### **Mode Selection**

The interface can operate in the four following modes:

- Slave transmitter/receiver
- Master transmitter/receiver

By default, it operates in slave mode.

The interface automatically switches from slave to master after it generates a START condition and from master to slave in case of arbitration loss or a STOP generation, allowing then Multi-Master capability.

#### **Communication Flow**


In Master mode, it initiates a data transfer and generates the clock signal. A serial data transfer always begins with a start condition and ends with a stop condition. Both start and stop conditions are generated in master mode by software.

In Slave mode, the interface is capable of recognising its own address (7 or 10-bit), and the General Call address. The General Call address detection may be enabled or disabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the start condition contain the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in Master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to Figure 63.





Acknowledge may be enabled and disabled by software.

The I<sup>2</sup>C interface address and/or general call address can be selected by software.

The speed of the I<sup>2</sup>C interface may be selected between Standard (0-100KHz) and Fast I<sup>2</sup>C (100-400KHz).

#### **SDA/SCL Line Control**


Transmitter mode: the interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the Data Register.

Receiver mode: the interface holds the clock line low after reception to wait for the microcontroller to read the byte in the Data Register. The SCL frequency ( $F_{scl}$ ) is controlled by a programmable clock divider which depends on the  $I^2C$  bus mode.

When the I<sup>2</sup>C cell is enabled, the SDA and SCL ports must be configured as floating inputs. In this case, the value of the external pull-up resistor used depends on the application.

When the I<sup>2</sup>C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins.

Figure 64. I<sup>2</sup>C Interface Block Diagram



#### 10.7.4 Functional Description

Refer to the CR, SR1 and SR2 registers in Section 10.7.7. for the bit definitions.

By default the I<sup>2</sup>C interface operates in Slave mode (M/SL bit is cleared) except when it initiates a transmit or receive sequence.

First the interface frequency must be configured using the FRi bits in the OAR2 register.

#### 10.7.4.1 Slave Mode

As soon as a start condition is detected, the address is received from the SDA line and sent to the shift register; then it is compared with the address of the interface or the General Call address (if selected by software).

**Note:** In 10-bit addressing mode, the comparision includes the header sequence (11110xx0) and the two most significant bits of the address.

**Header matched** (10-bit mode only): the interface generates an acknowledge pulse if the ACK bit is set.

**Address not matched**: the interface ignores it and waits for another Start condition.

**Address matched**: the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set.
- EVF and ADSL bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register, **holding the SCL line low** (see Figure 65 Transfer sequencing EV1).

Next, in 7-bit mode read the DR register to determine from the least significant bit (Data Direction Bit) if the slave must enter Receiver or Transmitter mode.

In 10-bit mode, after receiving the address sequence the slave is always in receive mode. It will enter transmit mode on receiving a repeated Start condition followed by the header sequence with matching address bits and the least significant bit set (11110xx1).

#### Slave Receiver

Following the address reception and after SR1 register has been read, the slave receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

Acknowledge pulse if the ACK bit is set

 EVF and BTF bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see Figure 65 Transfer sequencing EV2).

#### Slave Transmitter

Following the address reception and after SR1 register has been read, the slave sends bytes from the DR register to the SDA line via the internal shift register.

The slave waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 65 Transfer sequencing EV3).

When the acknowledge pulse is received:

 The EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

#### **Closing slave communication**

After the last data byte is transferred a Stop Condition is generated by the master. The interface detects this condition and sets:

EVF and STOPF bits with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR2 register (see Figure 65 Transfer sequencing EV4).

#### **Error Cases**

 BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and the BERR bits are set with an interrupt if the ITE bit is set.

If it is a Stop then the interface discards the data, released the lines and waits for another Start condition.

If it is a Start then the interface discards the data and waits for the next slave address on the bus.

 AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set with an interrupt if the ITE bit is set.

**Note**: In both cases, SCL line is not held low; however, SDA line can remain low due to possible «0» bits transmitted last. It is then necessary to release both lines by software.

#### How to release the SDA / SCL lines

Set and subsequently clear the STOP bit while BTF is set. The SDA/SCL lines are released after the transfer of the current byte.

#### 10.7.4.2 Master Mode

To switch from default Slave mode to Master mode a Start condition generation is needed.

#### Start condition

Setting the START bit while the BUSY bit is cleared causes the interface to switch to Master mode (M/SL bit set) and generates a Start condition.

Once the Start condition is sent:

 The EVF and SB bits are set by hardware with an interrupt if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register with the Slave address, **holding the SCL line low** (see Figure 65 Transfer sequencing EV5).

#### Slave address transmission

Then the slave address is sent to the SDA line via the internal shift register.

In 7-bit addressing mode, one address byte is sent.

In 10-bit addressing mode, sending the first byte including the header sequence causes the following event:

 The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 65 Transfer sequencing EV9).

Then the second address byte is sent by the interface.

After completion of this transfer (and acknowledge from the slave if the ACK bit is set):

 The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the CR register (for example set PE bit), **holding the SCL line low** (see Figure 65 Transfer sequencing EV6).

Next the master must enter Receiver or Transmitter mode.

**Note:** In 10-bit addressing mode, to switch the master to Receiver mode, software must generate a repeated Start condition and resend the header sequence with the least significant bit set (11110xx1).

#### **Master Receiver**

Following the address transmission and after SR1 and CR registers have been accessed, the master receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if if the ACK bit is set
- EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see Figure 65 Transfer sequencing EV7).

To close the communication: before reading the last byte from the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

**Note:** In order to generate the non-acknowledge pulse after the last received data byte, the ACK bit must be cleared just before reading the second last data byte.

#### **Master Transmitter**

Following the address transmission and after SR1 register has been read, the master sends bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 65 Transfer sequencing EV8).

When the acknowledge bit is received, the interface sets:

EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: after writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

#### **Error Cases**

 BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and BERR bits are set by hardware with an interrupt if ITE is set.

- AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set by hardware with an interrupt if the ITE bit is set. To resume, set the START or STOP bit.
- ARLO: Detection of an arbitration lost condition. In this case the ARLO bit is set by hardware (with an interrupt if the ITE bit is set and the interface goes automatically back to slave mode (the M/SL bit is cleared).


**Note**: In all these cases, the SCL line is not held low; however, the SDA line can remain low due to possible «0» bits transmitted last. It is then necessary to release both lines by software.

EV4

EV7

# I<sup>2</sup>C BUS INTERFACE (Cont'd)


# Figure 65. Transfer Sequencing




# 7-bit Master transmitter:

EV6


EV5



#### 10-bit Slave receiver:



#### 10-bit Master transmitter



**Legend:** S=Start, S<sub>r</sub> = Repeated Start, P=Stop, A=Acknowledge, NA=Non-acknowledge, EVx=Event (with interrupt if ITE=1)

EV1: EVF=1, ADSL=1, cleared by reading SR1 register.

**EV2:** EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.

EV3: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.

EV3-1: EVF=1, AF=1, BTF=1; AF is cleared by reading SR1 register. BTF is cleared by releasing the lines (STOP=1, STOP=0) or by writing DR register (DR=FFh). Note: If lines are released by STOP=1, STOP=0, the subsequent EV4 is not seen.

EV4: EVF=1, STOPF=1, cleared by reading SR2 register.

EV5: EVF=1, SB=1, cleared by reading SR1 register followed by writing DR register.

**EV6:** EVF=1, cleared by reading SR1 register followed by writing CR register (for example PE=1).

**EV7:** EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.

**EV8:** EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.


**EV9:** EVF=1, ADD10=1, cleared by reading SR1 register followed by writing DR register.

### 10.7.5 Low Power Modes

Mode	Description
WAIT	No effect on I <sup>2</sup> C interface. I <sup>2</sup> C interrupts cause the device to exit from WAIT mode.
HALT	I <sup>2</sup> C registers are frozen. In HALT mode, the I <sup>2</sup> C interface is inactive and does not acknowledge data on the bus. The I <sup>2</sup> C interface resumes operation when the MCU is woken up by an interrupt with "exit from HALT mode" capability.

## 10.7.6 Interrupts

Figure 66. Event Flags and Interrupt Generation



Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
10-bit Address Sent Event (Master mode)	ADD10		Yes	No
End of Byte Transfer Event	BTF		Yes	No
Address Matched Event (Slave mode)	ADSEL		Yes	No
Start Bit Generation Event (Master mode)	SB	ITE	Yes	No
Acknowledge Failure Event	AF	115	Yes	No
Stop Detection Event (Slave mode)	STOPF		Yes	No
Arbitration Lost Event (Multimaster configuration)	ARLO		Yes	No
Bus Error Event	BERR		Yes	No

**Note**: The I<sup>2</sup>C interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction).

# 10.7.7 Register Description

# I<sup>2</sup>C CONTROL REGISTER (CR)

Read / Write

Reset Value: 0000 0000 (00h)

7 0
0 PE ENGC START ACK STOP ITE

Bit 7:6 = Reserved. Forced to 0 by hardware.

### Bit 5 = PE Peripheral enable.

This bit is set and cleared by software.

- 0: Peripheral disabled
- 1: Master/Slave capability

#### Notes:

- When PE=0, all the bits of the CR register and the SR register except the Stop bit are reset. All outputs are released while PE=0
- When PE=1, the corresponding I/O pins are selected by hardware as alternate functions.
- To enable the I<sup>2</sup>C interface, write the CR register
   TWICE with PE=1 as the first write only activates the interface (only PE is set).

#### Bit 4 = **ENGC** Enable General Call.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0). The 00h General Call address is acknowledged (01h ignored).

- 0: General Call disabled
- 1: General Call enabled

**Note:** In accordance with the I2C standard, when GCAL addressing is enabled, an I2C slave can only receive data. It will not transmit data to the master.

Bit 3 = START Generation of a Start condition. This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0) or when the Start condition is sent (with interrupt generation if ITE=1).

- In master mode:
  - 0: No start generation
  - 1: Repeated start generation

- In slave mode:
  - 0: No start generation
  - 1: Start generation when the bus is free

#### Bit 2 = ACK Acknowledge enable.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0).

- 0: No acknowledge returned
- Acknowledge returned after an address byte or a data byte is received

#### Bit 1 = **STOP** Generation of a Stop condition.

This bit is set and cleared by software. It is also cleared by hardware in master mode. Note: This bit is not cleared when the interface is disabled (PE=0).

- In master mode:
  - 0: No stop generation
  - 1: Stop generation after the current byte transfer or after the current Start condition is sent. The STOP bit is cleared by hardware when the Stop condition is sent.
- In slave mode:
  - 0: No stop generation
  - 1: Release the SCL and SDA lines after the current byte transfer (BTF=1). In this mode the STOP bit has to be cleared by software.

#### Bit 0 = **ITE** Interrupt enable.

This bit is set and cleared by software and cleared by hardware when the interface is disabled (PE=0).

- 0: Interrupts disabled
- 1: Interrupts enabled

Refer to Figure 66 for the relationship between the events and the interrupt.

SCL is held low when the ADD10, SB, BTF or ADSL flags or an EV6 event (See Figure 65) is detected.

# I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C STATUS REGISTER 1 (SR1)

Read Only

Reset Value: 0000 0000 (00h)

7 0

EVF ADD10 TRA BUSY BTF ADSL M/SL SB

## Bit 7 = **EVF** Event flag.

This bit is set by hardware as soon as an event occurs. It is cleared by software reading SR2 register in case of error event or as described in Figure 65. It is also cleared by hardware when the interface is disabled (PE=0).

0: No event

- 1: One of the following events has occurred:
  - BTF=1 (Byte received or transmitted)
  - ADSL=1 (Address matched in Slave mode while ACK=1)
  - SB=1 (Start condition generated in Master mode)
  - AF=1 (No acknowledge received after byte transmission)
  - STOPF=1 (Stop condition detected in Slave mode)
  - ARLO=1 (Arbitration lost in Master mode)
  - BERR=1 (Bus error, misplaced Start or Stop condition detected)
  - ADD10=1 (Master has sent header byte)
  - Address byte successfully transmitted in Master mode.

Bit 6 = **ADD10** 10-bit addressing in Master mode. This bit is set by hardware when the master has sent the first byte in 10-bit address mode. It is cleared by software reading SR2 register followed by a write in the DR register of the second address byte. It is also cleared by hardware when the peripheral is disabled (PE=0).

0: No ADD10 event occurred.

1: Master has sent first address byte (header)

## Bit 5 = TRA Transmitter/Receiver.

When BTF is set, TRA=1 if a data byte has been transmitted. It is cleared automatically when BTF is cleared. It is also cleared by hardware after detection of Stop condition (STOPF=1), loss of bus

arbitration (ARLO=1) or when the interface is disabled (PE=0).

0: Data byte received (if BTF=1)

1: Data byte transmitted

#### Bit 4 = BUSY Bus busy.

This bit is set by hardware on detection of a Start condition and cleared by hardware on detection of a Stop condition. It indicates a communication in progress on the bus. This information is still updated when the interface is disabled (PE=0).

No communication on the bus

1: Communication ongoing on the bus

#### Bit 3 = **BTF** Byte transfer finished.

This bit is set by hardware as soon as a byte is correctly received or transmitted with interrupt generation if ITE=1. It is cleared by software reading SR1 register followed by a read or write of DR register. It is also cleared by hardware when the interface is disabled (PE=0).

- Following a byte transmission, this bit is set after reception of the acknowledge clock pulse. In case an address byte is sent, this bit is set only after the EV6 event (See Figure 65). BTF is cleared by reading SR1 register followed by writing the next byte in DR register.
- Following a byte reception, this bit is set after transmission of the acknowledge clock pulse if ACK=1. BTF is cleared by reading SR1 register followed by reading the byte from DR register.

The SCL line is held low while BTF=1.

0: Byte transfer not done

1: Byte transfer succeeded

Bit 2 = **ADSL** Address matched (Slave mode). This bit is set by hardware as soon as the received slave address matched with the OAR register content or a general call is recognized. An interrupt is generated if ITE=1. It is cleared by software reading SR1 register or by hardware when the interface is disabled (PE=0).

The SCL line is held low while ADSL=1.

0: Address mismatched or not received

1: Received address matched

Bit 1 = M/SL Master/Slave.

This bit is set by hardware as soon as the interface is in Master mode (writing START=1). It is cleared by hardware after detecting a Stop condition on the bus or a loss of arbitration (ARLO=1). It is also cleared when the interface is disabled (PE=0).

0: Slave mode

1: Master mode

#### Bit 0 = **SB** Start bit (Master mode).

This bit is set by hardware as soon as the Start condition is generated (following a write START=1). An interrupt is generated if ITE=1. It is cleared by software reading SR1 register followed by writing the address byte in DR register. It is also cleared by hardware when the interface is disabled (PE=0).


0: No Start condition

1: Start condition generated

# I<sup>2</sup>C STATUS REGISTER 2 (SR2)

Read Only

Reset Value: 0000 0000 (00h)



Bit 7:5 = Reserved. Forced to 0 by hardware.

#### Bit 4 = AF Acknowledge failure.

This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while AF=1.

0: No acknowledge failure

1: Acknowledge failure

#### Bit 3 = **STOPF** Stop detection (Slave mode).

This bit is set by hardware when a Stop condition is detected on the bus after an acknowledge (if ACK=1). An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while STOPF=1.

0: No Stop condition detected

1: Stop condition detected

#### Bit 2 = ARLO Arbitration lost.

This bit is set by hardware when the interface loses the arbitration of the bus to another master. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

After an ARLO event the interface switches back automatically to Slave mode (M/SL=0).

The SCL line is not held low while ARLO=1.

0: No arbitration lost detected

1: Arbitration lost detected

#### Bit 1 = **BERR** Bus error.

This bit is set by hardware when the interface detects a misplaced Start or Stop condition. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while BERR=1.

0: No misplaced Start or Stop condition

1: Misplaced Start or Stop condition

## Bit 0 = **GCAL** General Call (Slave mode).

This bit is set by hardware when a general call address is detected on the bus while ENGC=1. It is cleared by hardware detecting a Stop condition (STOPF=1) or when the interface is disabled (PE=0).


0: No general call address detected on bus

1: general call address detected on bus

# I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C CLOCK CONTROL REGISTER (CCR)

Read / Write

Reset Value: 0000 0000 (00h)



Bit 7 = **FM/SM** Fast/Standard  $I^2C$  mode.

This bit is set and cleared by software. It is not cleared when the interface is disabled (PE=0).

0: Standard I<sup>2</sup>C mode

1: Fast I<sup>2</sup>C mode

Bit 6:0 = CC[6:0] 7-bit clock divider.

These bits select the speed of the bus (F<sub>SCL</sub>) depending on the I<sup>2</sup>C mode. They are not cleared when the interface is disabled (PE=0).

- Standard mode (FM/SM=0):  $F_{SCL} \le 100 kHz$ 

$$F_{SCL} = F_{CPU}/(2x([CC6..CC0]+2))$$

Fast mode (FM/SM=1): F<sub>SCL</sub> > 100kHz


$$F_{SCI} = F_{CPU}/(3x([CC6..CC0]+2))$$

Note: The programmed  $F_{SCL}$  assumes no load on SCL and SDA lines.

# I<sup>2</sup>C DATA REGISTER (DR)

Read / Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = D[7:0] 8-bit Data Register.

These bits contain the byte to be received or transmitted on the bus.

- Transmitter mode: Byte transmission start automatically when the software writes in the DR register.
- Receiver mode: the first data byte is received automatically in the DR register using the least significant bit of the address.

Then, the following data bytes are received one by one after reading the DR register.

# I<sup>2</sup>C OWN ADDRESS REGISTER (OAR1)

Read / Write

Reset Value: 0000 0000 (00h)

/							Ü
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

### 7-bit Addressing Mode

Bit 7:1 = **ADD[7:1]** *Interface address*.

These bits define the I<sup>2</sup>C bus address of the interface. They are not cleared when the interface is disabled (PE=0).

Bit 0 = ADDO Address direction bit.

This bit is don't care, the interface acknowledges either 0 or 1. It is not cleared when the interface is disabled (PE=0).

Note: Address 01h is always ignored.

## 10-bit Addressing Mode

Bit 7:0 = ADD[7:0] Interface address.

These are the least significant bits of the I<sup>2</sup>C bus address of the interface. They are not cleared when the interface is disabled (PE=0).

# I<sup>2</sup>C OWN ADDRESS REGISTER (OAR2)

Read / Write

Reset Value: 0100 0000 (40h)

							0
FR1	FR0	0	0	0	ADD9	ADD8	0

Bit 7:6 = FR[1:0] Frequency bits.

These bits are set by software only when the interface is disabled (PE=0). To configure the interface to  $I^2C$  specifed delays select the value corresponding to the microcontroller frequency  $F_{CPU}$ .

f <sub>CPU</sub>	FR1	FR0
< 6 MHz	0	0
6 to 8 MHz	0	1

Bit 5:3 = Reserved

Bit 2:1 = ADD[9:8] Interface address.

These are the most significant bits of the  $I^2C$  bus address of the interface (10-bit mode only). They are not cleared when the interface is disabled (PE=0).

Bit 0 = Reserved.

# I2C BUS INTERFACE (Cont'd)

Table 23. I<sup>2</sup>C Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0018h	I2CCR Reset Value	0	0	PE 0	ENGC 0	START 0	ACK 0	STOP 0	ITE 0
0019h	I2CSR1 Reset Value	EVF 0	ADD10 0	TRA 0	BUSY 0	BTF 0	ADSL 0	M/SL 0	SB 0
001Ah	I2CSR2 Reset Value	0	0	0	AF 0	STOPF 0	ARLO 0	BERR 0	GCAL 0
001Bh	I2CCCR Reset Value	FM/SM 0	CC6 0	CC5 0	CC4 0	CC3	CC2 0	CC1 0	CC0 0
001Ch	I2COAR1 Reset Value	ADD7 0	ADD6 0	ADD5 0	ADD4 0	ADD3 0	ADD2 0	ADD1 0	ADD0 0
001Dh	I2COAR2 Reset Value	FR1 0	FR0 1	0	0	0	ADD9 0	ADD8 0	0
001Eh	I2CDR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0


## 10.8 CONTROLLER AREA NETWORK (CAN)

#### 10.8.1 Introduction

This peripheral is designed to support serial data exchanges using a multi-master contention based priority scheme as described in CAN specification Rev. 2.0 part A. It can also be connected to a 2.0 B network without problems, since extended frames

are checked for correctness and acknowledged accordingly although such frames cannot be transmitted nor received. The same applies to overload frames which are recognized but never initiated.

Figure 67. CAN Block Diagram



#### 10.8.2 Main Features

- Support of CAN specification 2.0A and 2.0B passive
- Three prioritized 10-byte Transmit/Receive message buffers
- Two programmable global 12-bit message acceptance filters
- Programmable baud rates up to 1 MBit/s
- Buffer flip-flopping capability in transmission
- Maskable interrupts for transmit, receive (one per buffer), error and wake-up
- Automatic low-power mode after 20 recessive bits or on demand (standby mode)
- Interrupt-driven wake-up from standby mode upon reception of dominant pulse
- Optional dominant pulse transmission on leaving standby mode
- Automatic message queuing for transmission upon writing of data byte 7
- Programmable loop-back mode for self-test operation
- Advanced error detection and diagnosis functions
- Software-efficient buffer mapping at a unique address space
- Scalable architecture.

#### 10.8.3 Functional Description

#### 10.8.3.1 Frame Formats

A summary of all the CAN frame formats is given in Figure 68 for reference. It covers only the standard frame format since the extended one is only acknowledged.

A message begins with a start bit called Start Of Frame (SOF). This bit is followed by the arbitration field which contains the 11-bit identifier (ID) and the Remote Transmission Request bit (RTR). The RTR bit indicates whether it is a data frame or a remote request frame. A remote request frame does not have any data byte.

The control field contains the Identifier Extension bit (IDE), which indicates standard or extended format, a reserved bit (ro) and, in the last four bits, a count of the data bytes (DLC). The data field ranges from zero to eight bytes and is followed by the Cyclic Redundancy Check (CRC) used as a frame integrity check for detecting bit errors.

The acknowledgement (ACK) field comprises the ACK slot and the ACK delimiter. The bit in the ACK slot is placed on the bus by the transmitter as a recessive bit (logical 1). It is overwritten as a dominant bit (logical 0) by those receivers which have at this time received the data correctly. In this way, the transmitting node can be assured that at least one receiver has correctly received its message. Note that messages are acknowledged by the receivers regardless of the outcome of the acceptance test.


The end of the message is indicated by the End Of Frame (EOF). The intermission field defines the minimum number of bit periods separating consecutive messages. If there is no subsequent bus access by any station, the bus remains idle.

#### 10.8.3.2 Hardware Blocks

The CAN controller contains the following functional blocks (refer to Figure 67):

- ST7 Interface: buffering of the ST7 internal bus and address decoding of the CAN registers.
- TX/RX Buffers: three 10-byte buffers for transmission and reception of maximum length messages.
- ID Filters: two 12-bit compare and don't care masks for message acceptance filtering.
- PSR: page selection register (see memory map).
- BRPR: clock divider for different data rates.
- BTR: bit timing register.
- ICR: interrupt control register.
- ISR: interrupt status register.
- CSR: general purpose control/status register.
- TECR: transmit error counter register.
- RECR: receive error counter register.
- BTL: bit timing logic providing programmable bit sampling and bit clock generation for synchronization of the controller.
- BCDL: bit coding logic generating a NRZ-coded datastream with stuff bits.
- SHREG: 8-bit shift register for serialization of data to be transmitted and parallelisation of received data.
- CRC: 15-bit CRC calculator and checker.
- EML: error detection and management logic.
- CAN Core: CAN 2.0B passive protocol controller.

Figure 68. CAN Frames



#### 10.8.3.3 Modes of Operation

The CAN Core unit assumes one of the seven states described below:


- STANDBY. Standby mode is entered either on a chip reset or on resetting the RUN bit in the Control/Status Register (CSR). Any on-going transmission or reception operation is not interrupted and completes normally before the Bit Time Logic and the clock prescaler are turned off for minimum power consumption. This state is signalled by the RUN bit being read-back as 0.

Once in standby, the only event monitored is the reception of a dominant bit which causes a wakeup interrupt if the SCIE bit of the Interrupt Control Register (ICR) is set.

The STANDBY mode is left by setting the RUN bit. If the WKPS bit is set in the CSR register, then the controller passes through WAKE-UP otherwise it enters RESYNC directly. It is important to note that the wake-up mechanism is software-driven and therefore carries a significant time overhead. All messages received after the wake-up bit and before the controller is set to run and has completed synchronization are ignored.

WAKE-UP. The CAN bus line is forced to dominant for one bit time signalling the wake-up condition to all other bus members.

Figure 69. CAN Controller State Diagram




- RESYNC. The resynchronization mode is used to find the correct entry point for starting transmission or reception after the node has gone asynchronous either by going into the STANDBY or bus-off states.
  - Resynchronization is achieved when 128 sequences of 11 recessive bits have been monitored unless the node is not bus-off and the FSYN bit in the CSR register is set in which case a single sequence of 11 recessive bits needs to be monitored.
- IDLE. The CAN controller looks for one of the following events: the RUN bit is reset, a Start Of Frame appears on the CAN bus or the DATA7 register of the currently active page is written to.
- TRANSMISSION. Once the LOCK bit of a Buffer. Control/Status Register (BCSRx) has been set and read back as such, a transmit job can be submitted by writing to the DATA7 register. The message with the highest priority will be transmitted as soon as the CAN bus becomes idle. Among those messages with a pending transmission request, the highest priority is given to Buffer 3 then 2 and 1. If the transmission fails due to a lost arbitration or to an error while the NRTX bit of the CSR register is reset, then a new transmission attempt is performed. This goes on until the transmission ends successfully or until the job is cancelled by unlocking the buffer, by setting the NRTX bit or if the node ever enters busoff or if a higher priority message becomes pending. The RDY bit in the BCSRx register, which was set since the job was submitted, gets reset. When a transmission is in progress, the BUSY bit in the BCSRx register is set. If it ends successfully then the TXIF bit in the Interrupt Status Register (ISR) is set, else the TEIF bit is set. An interrupt is generated in either case provided the TXIE and TEIE bits of the ICR register are set. The ETX bit in the same register is used to get an early transmit interrupt and to automatically unlock the transmitting buffer upon successful completion of its job. This enables the CPU to get a new transmit job pending by the end of the current transmission while always leaving two buffers available for reception. An uninterrupted stream of messages may be transmitted in this way at no overrun risk.

- **Note 1:** Setting the SRTE bit of the CSR register allows transmitted messages to be simultaneously received when they pass the acceptance filtering. This is particularly useful for checking the integrity of the communication path.
- Note 2: When the ETX bit is reset, the buffer with the highest priority and with a pending transmission request is always transmitted. When the ETX bit is set, once a buffer participates in the arbitration phase, it is sent until it wins the arbitration even if another transmission is requested from a buffer with a higher priority.
- RECEPTION. Once the CAN controller has synchronized itself onto the bus activity, it is ready for reception of new messages. Every incoming message gets its identifier compared to the acceptance filters. If the bitwise comparison of the selected bits ends up with a match for at least one of the filters then that message is elected for reception and a target buffer is searched for. This buffer will be the first one order is 1 to 3 that has the LOCK and RDY bits of its BCSRx register reset.
  - When no such buffer exists then an overrun interrupt is generated if the ORIE bit of the ICR register has been set. In this case the identifier of the last message is made available in the Last Identifier Register (LIDHR and LIDLR) at least until it gets overwritten by a new identifier picked-up from the bus.
  - When a buffer does exist, the accepted message gets written into it, the ACC bit in the BCSRx register gets the number of the matching filter, the RDY and RXIF bits get set and an interrupt is generated if the RXIE bit in the ISR register is set.

Up to three messages can be automatically received without intervention from the CPU because each buffer has its own set of status bits, greatly reducing the reactiveness requirements in the processing of the receive interrupts.

 ERROR. The error management as described in the CAN protocol is completely handled by hardware using 2 error counters which get incremented or decremented according to the error condition. Both of them may be read by the application to determine the stability of the network. Moreover, as one of the node status bits (EPSV or BOFF of the CSR register) changes, an interrupt is generated if the SCIE bit is set in the ICR Register. Refer to Figure 70.

Figure 70. CAN Error State Diagram



### 10.8.3.4 Bit Timing Logic

The bit timing logic monitors the serial bus-line and performs sampling and adjustment of the sample point by synchronizing on the start-bit edge and resynchronizing on following edges.

Its operation may be explained simply when the nominal bit time is divided into three segments as follows:

- Synchronisation segment (SYNC\_SEG): a bit change is expected to lie within this time segment. It has a fixed length of one time quanta (1 x t<sub>CAN</sub>).
- Bit segment 1 (BS1): defines the location of the sample point. It includes the PROP\_SEG and PHASE\_SEG1 of the CAN standard. Its duration is programmable between 1 and 16 time quanta but may be automatically lengthened to compensate for positive phase drifts due to differences in the frequency of the various nodes of the network.
- Bit segment 2 (BS2): defines the location of the transmit point. It represents the PHASE\_SEG2 of the CAN standard. Its duration is programmable between 1 and 8 time quanta but may also be


- automatically shortened to compensate for negative phase drifts.
- Resynchronization Jump Width (RJW): defines an upper bound to the amount of lengthening or shortening of the bit segments. It is programmable between 1 and 4 time quanta.

To guarantee the correct behaviour of the CAN controller, SYNC\_SEG + BS1 + BS2 must be greater than or equal to 5 time guanta.

For a detailed description of the CAN resynchronization mechanism and other bit timing configuration constraints, please refer to the Bosch CAN standard 2.0.

As a safeguard against programming errors, the configuration of the Bit Timing Register (BTR) is only possible while the device is in STANDBY mode.

Figure 71. Bit Timing



#### 10.8.4 Register Description

The CAN registers are organized as 6 general purpose registers plus 5 pages of 16 registers spanning the same address space and primarily used for message and filter storage. The page actually selected is defined by the content of the Page Selection Register.

# 10.8.4.1 General Purpose Registers INTERRUPT STATUS REGISTER (ISR)

Read/Write

Reset Value: 00h

7							0
RXIF3	RXIF2	RXIF1	TXIF	SCIF	ORIF	TEIF	EPND

Bit 7 = **RXIF3** Receive Interrupt Flag for Buffer 3 — Read/Clear

Set by hardware to signal that a new error-free message is available in buffer 3.

Cleared by software to release buffer 3.

Also cleared by resetting bit RDY of BCSR3.

Bit 6 = **RXIF2** Receive Interrupt Flag for Buffer 2 — Read/Clear

Set by hardware to signal that a new error-free message is available in buffer 2.

Cleared by software to release buffer 2.

Also cleared by resetting bit RDY of BCSR2.

Bit 5 = **RXIF1** Receive Interrupt Flag for Buffer 1 — Read/Clear

Set by hardware to signal that a new error-free message is available in buffer 1.

Cleared by software to release buffer 1.

Also cleared by resetting bit RDY of BCSR1.

## Bit 4 = TXIF Transmit Interrupt Flag

Read/Clear

Set by hardware to signal that the highest priority message queued for transmission has been successfully transmitted (ETX = 0) or that it has passed successfully the arbitration (ETX = 1).

Cleared by software.

# Bit 3 = **SCIF** Status Change Interrupt Flag — Read/Clear

Set by hardware to signal the reception of a dominant bit while in standby or a change from error active to error passive and bus-off while in run. Also signals any receive error when ESCI = 1. Cleared by software.

## Bit 2 = **ORIF** Overrun Interrupt Flag

Read/Clear

Set by hardware to signal that a message could not be stored because no receive buffer was available. Cleared by software.

# Bit 1 = **TEIF** Transmit Error Interrupt Flag

Read/Clear

Set by hardware to signal that an error occurred during the transmission of the highest priority message queued for transmission.

Cleared by software.

# Bit 0 = **EPND** Error Interrupt Pending

- Read Only

Set by hardware when at least one of the three error interrupt flags SCIF, ORIF or TEIF is set.

Reset by hardware when all error interrupt flags have been cleared.

#### Caution;

Interrupt flags are reset by writing a "0" to the corresponding bit position. The appropriate way consists in writing an immediate mask or the one's complement of the register content initially read by the interrupt handler. Bit manipulation instruction BRES should never be used due to its read-modifywrite nature.

# **INTERRUPT CONTROL REGISTER (ICR)**

Read/Write

Reset Value: 00h



# Bit 6 = **ESCI** Extended Status Change Interrupt — Read/Set/Clear

Set by software to specify that SCIF is to be set on receive errors also.

Cleared by software to set SCIF only on status changes and wake-up but not on all receive errors.

# Bit 5 = **RXIE** Receive Interrupt Enable

Read/Set/Clear

Set by software to enable an interrupt request whenever a message has been received free of errors

Cleared by software to disable receive interrupt requests.

# Bit 4 = TXIE Transmit Interrupt Enable

Read/Set/Clear

Set by software to enable an interrupt request whenever a message has been successfully transmitted.

Cleared by software to disable transmit interrupt requests.

# Bit 3 = **SCIE** Status Change Interrupt Enable — Read/Set/Clear

Set by software to enable an interrupt request whenever the node's status changes in run mode or whenever a dominant pulse is received in standby mode.

Cleared by software to disable status change interrupt requests.

#### Bit 2 = **ORIE** Overrun Interrupt Enable

Read/Set/Clear

Set by software to enable an interrupt request whenever a message should be stored and no receive buffer is avalaible.

Cleared by software to disable overrun interrupt requests.

# Bit 1 = **TEIE** Transmit Error Interrupt Enable

Read/Set/Clear

Set by software to enable an interrupt whenever an error has been detected during transmission of a message.

Cleared by software to disable transmit error interrupts.

### Bit 0 = **ETX** Early Transmit Interrupt

Read/Set/Clear

Set by software to request the transmit interrupt to occur as soon as the arbitration phase has been passed successfully.

Cleared by software to request the transmit interrupt to occur at the completion of the transfer.

# **CONTROL/STATUS REGISTER (CSR)**

Read/Write

Reset Value: 00h

7 0
0 BOFF EPSV SRTE NRTX FSYN WKPS RUN

#### Bit 6 = **BOFF** Bus-Off State

Read Only

Set by hardware to indicate that the node is in busoff state, i.e. the Transmit Error Counter exceeds 255.

Reset by hardware to indicate that the node is involved in bus activities.

### Bit 5 = **EPSV** *Error Passive State*

Read Only

Set by hardware to indicate that the node is error passive.

Reset by hardware to indicate that the node is either error active (BOFF = 0) or bus-off.

Bit 4 = **SRTE** Simultaneous Receive/Transmit Enable — Read/Set/Clear

Set by software to enable simultaneous transmission and reception of a message passing the acceptance filtering. Allows to check the integrity of the communication path.

Reset by software to discard all messages transmitted by the node. Allows remote and data frames to share the same identifier.

Bit 3 = **NRTX** No Retransmission

Read/Set/Clear

Set by software to disable the retransmission of unsuccessful messages.

Cleared by software to enable retransmission of messages until success is met.

## Bit 2 = **FSYN** Fast Synchronization

Read/Set/Clear

Set by software to enable a fast resynchronization when leaving standby mode, i.e. wait for only 11 recessive bits in a row.

Cleared by software to enable the standard resynchronization when leaving standby mode, i.e. wait for 128 sequences of 11 recessive bits.

# Bit 1 = WKPS Wake-up Pulse

Read/Set/Clear

Set by software to generate a dominant pulse when leaving standby mode.

Cleared by software for no dominant wake-up pulse.

#### Bit 0 = RUN CAN Enable

Read/Set/Clear


Set by software to leave standby mode after 128 sequences of 11 recessive bits or just 11 recessive bits if FSYN is set.

Cleared by software to request a switch to the standby or low-power mode as soon as any on-going transfer is complete. Read-back as 1 in the meantime to enable proper signalling of the standby state. The CPU clock may therefore be safely switched OFF whenever RUN is read as 0.

# **BAUD RATE PRESCALER REGISTER (BRPR)**

Read/Write in Standby mode

Reset Value: 00h



**RJW[1:0]** determine the maximum number of time quanta by which a bit period may be shortened or lengthened to achieve resynchronization.

$$t_{RJW} = t_{CAN} * (RJW + 1)$$

**BRP[5:0]** determine the CAN system clock cycle time or time quanta which is used to build up the individual bit timing.

$$t_{CAN} = t_{CPU} * (BRP + 1)$$

Where  $t_{CPU}$  = time period of the CPU clock.

The resulting baud rate can be computed by the formula:


$$\mathsf{BR} = \frac{1}{\mathsf{t}_{\mathsf{CPU}} \times (\mathsf{BRP} + 1) \times (\mathsf{BS1} + \mathsf{BS2} + 3)}$$

<u>Note:</u> Writing to this register is allowed only in Standby mode to prevent any accidental CAN protocol violation through programming errors.

### **BIT TIMING REGISTER (BTR)**

Read/Write in Standby mode

Reset Value: 23h



**BS2[2:0]** determine the length of Bit Segment 2.  $t_{BS2} = t_{CAN} * (BS2 + 1)$ 


**BS1[3:0]** determine the length of Bit Segment 1.  $t_{BS1} = t_{CAN} * (BS1 + 1)$ 

<u>Note:</u> Writing to this register is allowed only in Standby mode to prevent any accidental CAN protocol violation through programming errors.

### PAGE SELECTION REGISTER (PSR)

Read/Write

Reset Value: 00h



**PAGE[2:0]** determine which buffer or filter page is mapped at addresses 0010h to 001Fh.

PAGE2	PAGE1	PAGE1 PAGE0	
0	0	0	Diagnosis
0	0	1	Buffer 1
0	1	0	Buffer 2
0	1	1	Buffer 3
1	0	0	Filters
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

#### 10.8.4.2 Paged Registers

# LAST IDENTIFIER HIGH REGISTER (LIDHR)

Read/Write

Reset Value: Undefined

7							0
LID10	LID9	LID8	LID7	LID6	LID5	LID4	LID3

**LID[10:3]** are the most significant 8 bits of the last Identifier read on the CAN bus.

# LAST IDENTIFIER LOW REGISTER (LIDLR)

Read/Write

Reset Value: Undefined

7							0
LID2	LID1	LID0	LRTR	LDLC 3	LDLC 2	LDLC 1	LDLC 0

**LID[2:0]** are the least significant 3 bits of the last Identifier read on the CAN bus.

**LRTR** is the last Remote Transmission Request bit read on the CAN bus.

**LDLC[3:0]** is the last Data Length Code read on the CAN bus.

# TRANSMIT ERROR COUNTER REG. (TECR)

Read Only

Reset Value: 00h



**TEC[7:0]** is the least significant byte of the 9-bit Transmit Error Counter implementing part of the fault confinement mechanism of the CAN protocol. In case of an error during transmission, this counter is incremented by 8. It is decremented by 1 after every successful transmission. When the counter value exceeds 127, the CAN controller enters the error passive state. When a value of 256 is reached, the CAN controller is disconnected from the bus.

## RECEIVE ERROR COUNTER REG. (RECR)

Page: 00h — Read Only

Reset Value: 00h



**REC[7:0]** is the Receive Error Counter implementing part of the fault confinement mechanism of the CAN protocol. In case of an error during reception, this counter is incremented by 1 or by 8 depending on the error condition as defined by the CAN standard. After every successful reception the counter is decremented by 1 or reset to 120 if its value was higher than 128. When the counter value exceeds 127, the CAN controller enters the error passive state.

## IDENTIFIER HIGH REGISTERS (IDHRx)

Read/Write

Reset Value: Undefined



**ID[10:3]** are the most significant 8 bits of the 11-bit message identifier. The identifier acts as the message's name, used for bus access arbitration and acceptance filtering.

# CONTROLLER AREA NETWORK (Cont'd) IDENTIFIER LOW REGISTERS (IDLRx)

Read/Write

Reset Value: Undefined

7							0
ID2	ID1	ID0	RTR	DLC3	DLC2	DLC1	DLC0

**ID[2:0]** are the least significant 3 bits of the 11-bit message identifier.

**RTR** is the Remote Transmission Request bit. It is set to indicate a remote frame and reset to indicate a data frame.

**DLC[3:0]** is the Data Length Code. It gives the number of bytes in the data field of the message. The valid range is 0 to 8.

### **DATA REGISTERS (DATA0-7x)**

Read/Write

Reset Value: Undefined


7							0
DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA
7	6	5	4	3	2	1	0

**DATA[7:0]** is a message data byte. Up to eight such bytes may be part of a message. Writing to byte DATA7 initiates a transmit request and should always be done even when DATA7 is not part of the message.

## **BUFFER CONTROL/STATUS REGs. (BCSRx)**

Read/Write

Reset Value: 00h



## Bit 3 = **ACC** Acceptance Code

- Read Only

Set by hardware with the id of the highest priority filter which accepted the message stored in the buffer.

ACC = 0: Match for Filter/Mask0. Possible match for Filter/Mask1.

ACC = 1: No match for Filter/Mask0 and match for Filter/Mask1.

Reset by hardware when either RDY or RXIF gets reset.

Bit 2 = **RDY** *Message Ready* 

Read/Clear

Set by hardware to signal that a new error-free message is available (LOCK = 0) or that a transmission request is pending (LOCK = 1).

Cleared by software when LOCK = 0 to release the buffer and to clear the corresponding RXIF bit in the Interrupt Status Register.

Cleared by hardware when LOCK = 1 to indicate that the transmission request has been serviced or cancelled.

#### Bit 1 = **BUSY** Busy Buffer

Read Only

Set by hardware when the buffer is being filled (LOCK = 0) or emptied (LOCK = 1).

Reset by hardware when the buffer is not accessed by the CAN core for transmission nor reception purposes.

### Bit 0 = **LOCK** Lock Buffer

Read/Set/Clear

Set by software to lock a buffer. No more message can be received into the buffer thus preserving its content and making it available for transmission.

Cleared by software to make the buffer available for reception. Cancels any pending transmission request.


Cleared by hardware once a message has been successfully transmitted provided the early transmit interrupt mode is on. Left untouched otherwise.

Note that in order to prevent any message corruption or loss of context, LOCK cannot be set nor reset while BUSY is set. Trying to do so will result in LOCK not changing state.

# CONTROLLER AREA NETWORK (Cont'd) FILTER HIGH REGISTERS (FHRx)

Read/Write

Reset Value: Undefined




**FIL[11:3]** are the most significant 8 bits of a 12-bit message filter. The acceptance filter is compared bit by bit with the identifier and the RTR bit of the incoming message. If there is a match for the set of bits specified by the acceptance mask then the message is stored in a receive buffer.

# FILTER LOW REGISTERS (FLRx)

Read/Write

Reset Value: Undefined




**FIL[3:0]** are the least significant 4 bits of a 12-bit message filter.

# **MASK HIGH REGISTERS (MHRx)**

Read/Write

Reset Value: Undefined



**MSK[11:3]** are the most significant 8 bits of a 12-bit message mask. The acceptance mask defines which bits of the acceptance filter should match the identifier and the RTR bit of the incoming message.

MSK<sub>i</sub> = 0: don't care. MSK<sub>i</sub> = 1: match required.

# MASK LOW REGISTERS (MLRx)

Read/Write

Reset Value: Undefined

	7							0
M	SK3	MSK2	MSK1	MSK0	0	0	0	0

**MSK[3:0]** are the least significant 4 bits of a 12-bit message mask.

Figure 72. CAN Register Map




Figure 73. Page Maps

	PAGE 0	PAGE 1	PAGE 2	PAGE 3	PAGE 4
60h	LIDHR	IDHR1	IDHR2	IDHR3	FHR0
61h	LIDLR	IDLR1	IDLR2	IDLR3	FLR0
62h		DATA01	DATA02	DATA03	MHR0
63h		DATA11	DATA12	DATA13	MLR0
64h		DATA21	DATA22	DATA23	FHR1
65h	Reserved -	DATA31	DATA32	DATA33	FLR1
66h		DATA41	DATA42	DATA43	MHR1
67h		DATA51	DATA52	DATA53	MLR1
68h		DATA61	DATA62	DATA63	
69h		DATA71	DATA72	DATA73	
6Ah 6Bh 6Ch 6Dh		Reserved	Reserved	Reserved	Reserved
6Eh	TECR				
6Fh	RECR	BCSR1	BCSR2	BCSR3	
	Diagnosis	Buffer 1	Buffer 2	Buffer 3	Acceptance Filters

**Table 24. CAN Register Map and Reset Values** 

Address (Hex.)	Page	Register Label	7	6	5	4	3	2	1	0
5A	\ /	CANISR	RXIF3	RXIF2	RXIF1	TXIF	SCIF	ORIF	TEIF	EPND
AC	\ /	Reset Value	0	0	0	0	0	0	0	0
5B	\ /	CANICR		ESCI	RXIE	TXIE	SCIE	ORIE	TEIE	ETX
36	\ /	Reset Value	0	0	0	0	0	0	0	0
5C	$  \cdot   /$	CANCSR		BOFF	EPSV	SRTE	NRTX	FSYN	WKPS	RUN
30	l V	Reset Value	0	0	0	0	0	0	0	0
5D	<b>I</b> ∧	CANBRPR	RJW1	RJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
0.0	/\	Reset Value	0	0	0	0	0	0	0	0
5E	/ \	CANBTR		BS22	BS21	BS20	BS13	BS12	BS11	BS10
	/ \	Reset Value	0	0	1	0	0	0	1	1
5F	1/ \	CANPSR			_			PAGE2	PAGE1	PAGE0
	/ \	Reset Value	0	0	0	0	0	0	0	0
	0	CANLIDHR	LID10	LID9	LID8	LID7	LID6	LID5	LID4	LID3
60	Ŭ	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х
	1 to 3	CANIDHRX	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
	1 10 0	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х
60, 64	4	CANFHRX	FIL11	FIL10	FIL9	FIL8	FIL7	FIL6	FIL5	FIL4
,		Reset Value	X	X	X	X	X	X	X	X
	0	CANLIDLR	LID2	LID1	LID0	LRTR	LDLC3	LDLC2	LDLC1	LDLC0
61		Reset Value	X	X	X	X	X	X	X	X
	1 to 3	CANIDLRX	ID2	ID1	ID0	RTR	DLC3	DLC2	DLC1	DLC0
		Reset Value	X	X	X	X	Х	Х	Х	Х
61, 65	4	CANFLRx Reset Value	FIL3	FIL2	FIL1	FIL0	0	0	0	0
			X	Х	Х	Х	U	U	U	•
62 to 69	1 to 3	CANDRx Reset Value	MSB x	v	v	v	x	v		LSB x
		CANMHRX	MSK11	x MSK10	x MSK9	X MSK8	MSK7	X MSK6	X MSK5	MSK4
62, 66	4	Reset Value	X	X	X	X	IVISK /	X	X	WSN4 X
		CANMLRX	MSK3	MSK2	MSK1	MSK0	^	^	^	^
63, 67	4	Reset Value	X	X	X	X	0	0	0	0
		CANTECR	MSB	^	^	^	0	0	0	LSB
6E	0	Reset Value	0	0	0	0	0	0	0	0
		CANRECR	MSB		3	_ <u> </u>	<del>-                                    </del>			LSB
		Reset Value	0	0	0	0	0	0	0	0
6F		CANBCSRx	Ŭ		-		ACC	RDY	BUSY	LOCK
	1 to 3	Reset Value	0	0	0	0	0	0	0	0
			L	J		L				ŭ

# 10.8.5 List of CAN Cell Limitations 10.8.5.1 Omitted SOF bit

#### Symptom:

Start of Frame (SOF) bit is omitted if transmission is requested in the last Intermission bit.

#### **Test Case:**

5.3.1 10-Kbit Stress Test

#### **Details:**

The IUT is requested to start transmission immediately after the completion of the previous transmission. The LT also starts its transmission and asserts the SOF bit just after the 3<sup>rd</sup> Intermission bit. The IUT also starts transmission but omits the SOF bit. The IUT wins the arbitration and continues the transmission. The frame is sent correctly.

### Impact On The Application:

As this effect only occurs when the IUT detects a SOF bit on the CAN bus, the fact that it omits its own SOF bit has no impact on the communication.

# 10.8.5.2 CAN: CPU Write Access (More Than One Cycle) Corrupts CAN Frame

### Symptoms:

For CAN received messages the identifier high byte or last data byte can be corrupted.

For CAN transmitted messages the 2nd data byte can be corrupted.

#### **Details:**

The CAN transmit and receive buffers are implemented as dual ported RAM. During the reception of a CAN frame the CAN core writes the received identifier and the data byte-by-byte in the corresponding buffer.

**IF** the CAN bit timing configuration is t<sub>BS2</sub> < 5 time quanta

#### AND

**IF** concurrently with the pCAN, the CPU executes a write access to the dual ported RAM using an instruction with more than one cycle access, e.g. CLR, BSET, BRES

**THEN** the access conflict can lead to the corruption described in the symptoms paragraph above.

Impact On The Application:

Several CAN frames with erroneous data or identifier will be received/transmitted.

#### **Software Workaround:**

Program t<sub>BS2</sub> > 4 time quanta or, when accessing the receive or transmit buffers, do not use the critical instructions which are:

BSET, BRES, CLR, CPL, DEC, INC, NEG, RLC, SLL, SRL, RRC, SRA, SWAP.

# 10.8.5.3 Unexpected message transmission Symptom:

The previous message received by pCAN, even if this message did not pass the receive filter, will be retransmitted by pCAN with a correct identifier and DLC but with corrupted data. The data bytes will be a copy of the identifier bytes IDHR and IDLR in the following repetitive pattern:

 $DATA_0 = IDHR$ 

 $DATA_1 = IDLR$ 

 $DATA_2 = IDHR$ 

DATA 3 = IDLR

etc.

 $DATA_7 = IDLR$ 

If no message has been received before the problem occurs then identifier byte values are random but the data bytes are in the same repetitive pattern.

#### Details:

The buffers of the pCAN cell are configurable as receive or transmit buffers. By default, all buffers are configured in reception. To use a buffer to transmit a CAN message the application has to reserve this buffer for transmission by setting the LOCK bit in the BCSR register. So the buffer is then locked for any further reception and reserved for transmission.

Once a transmission has been requested by a write access to data byte 7 of the buffer the appli-

cation might need to abort this transmission request. To do so, the application can reset the LOCK bit in the BCSR register.

If the message is pending (RDY bit set) but not currently being transmitted, then clearing the LOCK bit will abort it immediately.

If the message is pending (RDY bit set) and currently being transmitted then the message will not be interrupted but the CAN core will wait until the end of this transmission attempt. Then software must clear the LOCK bit again to abort the transmission.

An unexpected transmission can occur:

IF the application resets the LOCK bit

**WHILE** the CAN core is preparing the transmission <sup>1)</sup> **AND** there is no other transmission pending in another buffer

**THEN** the LOCK bit is reset but the transmission is not stopped. Instead the content of the page 0 buffer will be transmitted.

## Impact On The Application:

pCAN will echo some messages sent by other nodes. Identifier and DLC will be correct but data are corrupted as described previously.

**Note 1:** The preparation lasts two bit times just before SOF, this is the **critical window** during which the LOCK bit must not be reset by the application.

# Software Work-around - Devices with Hardware Fix (ST72F521 rev "R"):

To implement a transmission abort under safe conditions, the LOCK bit must not be reset during the critical window (2 bit times). A new function has been implemented in the MCU allowing the application to synchronize the reset of the LOCK bit (abort request) with the reset of the TXRQST bit (internal signal) in the pCAN core.

The synchronization is done using the WKPS bit in the CANCSR register, the function of this bit has been modified and no more Wake-up Pulse (dominant bit) is sent on the CAN\_TX signal when the WKPS bit is set. This means the the functionality described in the datasheet is no longer applicable (see Section 10.8.5.4).

To abort the transmission, first the application sets the WKPS bit and polls it until it is set. The maximum time needed to set this bit is two CAN bit times. Once the application has read the WKPS bit as one, it can reset the LOCK bit to stop the current transmission.

The abort is completed when the LOCK bit is read back as zero by the application. Once the abort has been completed, the application must reset the WKPS bit to be able to transmit again. Of course the transmit buffer must be in LOCK state as usual before any transmission attempt.

The "C" code sequence below shows the software work-around using the WKPS bit.

## Software Work-around - Devices without Hardware Fix:

To implement a transmission abort under safe conditions, any reset of the LOCK bit during the critical window (2 bit times) must be avoided. Two different cases have to be considered, either the pCAN enters standby mode after the abort, or the abort is performed and pCAN keeps running.

#### Abort followed by STANDBY mode (RUN=0)

In this case, aborting the pending transmissions can safely be done by first entering STANDBY mode and then releasing the transmit buffers. STANDBY mode is entered by resetting the RUN bit in the CSR register and once the current transmission attempt, even if it fails due to error or lost arbitration, has been performed, pCAN enters STANDBY mode (RUN=0). Once in STANDBY mode the application can abort all pending transmissions by resetting the corresponding LOCK bit.

## Abort while staying in RUN mode (RUN=1)


Contrary to the STANDBY case described previously, in the RUN case the application has to handle the error or arbitration lost conditions. In case of transmission errors, causing the frame to be transmitted again and again, the application must set the NRTX bit in the CSR register. This will cause pCAN to abort the transmission at the end of the current attempt.

In case of arbitration lost, setting the NRTX bit does not abort the transmission, therefore the application must reset the LOCK bit to abort the transmission. To avoid resetting the LOCK bit during the critical time window, leading to the problem described at the start of this section, the application must monitor the BUSY bit in the BCSR register and reset the LOCK bit just after the falling edge of the BUSY bit. The time between the falling edge of the BUSY bit and the SOF of the next transmission attempt is in any case long enough to guarantee that the LOCK bit is reset before the critical time window.

The "C" code sequence below shows the software work-around for both the error and arbitration lost cases.


```
asm("SIM\n");
                   // Mask interrupts
CANCSR |= NRTX;
                   // Set non automatic retransmission bit
while(!(CANBCSR & BUSY) &&// Wait till BUSY bit is set
                  (CANBCSR & RDY) ); // or transmission done
while( CANBCSR & BUSY ); // Wait till BUSY bit is reset (falling edge)
if ( CANBCSR & RDY )
{ // transmission still pending -> must be aborted
            CANBCSR &= ~LOCK; //Arbitration lost => cancel transmission safel
            while ( CANBCSR & RDY ); // Wait for unlock confirmed
            CANCSR &= ~NRTX;// Reset NRTX bit once abort sequence done
            _{asm("RIM\n")};
else
{ // No more abort required as RDY bit already reset
            CANCSR &= ~NRTX;// Reset NRTX bit once abort sequence done
            _asm("RIM\n"); // Enable interrupts
```

Figure 74. Work-around Flowchart




The figures below show the abort behaviour in the four possible cases.

Figure 75. Abort and successful transmission




In this case the abort request performed during the transmission has no effect, as the first transmission is successful.

Figure 76. Abort and transmission delayed by busy CAN bus



In this case the NRTX bit is set to abort the transmission after the first attempt. As the first attempt is successful the READY and BUSY bits are reset by pCAN and the transmit buffer becomes empty. An abort is no longer required.


Figure 77. Abort and error during transmission



In this case NRTX (abort request) is set before the error, thus pCAN resets READY and BUSY after

the error (the first attempt). The abort has been successful and the transmit buffer is empty.

Figure 78. Abort and arbitration lost




In this case the the NRTX bit is set but has no effect, as the previous transmission attempt failed due to an arbitration lost. The application waits for the falling edge of BUSY bit and checks that READY is still set. This is the case, this means pCAN has lost the arbitration and LOCK bit can be safely reset. Abort is immediate and pCAN resets the READY and BUSY bits.

## **Timing Considerations**


As no interrupt signals that an abort has been successful, the application has to wait until the transmit buffer is empty (transmission has been aborted or transmitted successfully). This time can vary depending on the case in which the abort is performed (arbitration lost, error or successful transmission). To show the impact of the software workaround on this timing behaviour Figure 79 and Figure 80 compare the reference behaviour (worst case when abort is done by LOCK only) with the behaviour when NRTX, BUSY and LOCK bits are used.

Figure 79. Abort by LOCK only - Reference behaviour



The worst case is when the abort request is done when the transmission has just started. In this case the LOCK bit cannot be reset as long as the BUSY bit is set, this means until the end of the frame. So the application will wait for READY to be reset during the whole frame and in this case the worst case will be the longest frame the application is expected to transmit.

Figure 80. Abort with the software work-around by NRTX, BUSY and LOCK



Using the software work-around the worst case occurs in the arbitration lost case. If the abort is requested just after pCAN has lost the arbitration then the application has to wait for the next falling edge of the BUSY bit before the LOCK bit can be reset. If the next arbitration is won by pCAN then the BUSY bit will be reset by the end of the successful transmission. The longest time the application has to wait in this case is the time of the longest message expected on the bus (minus identifier) plus the longest message expected to be transmitted by the application. This roughly double the time the application may have to wait before the abort sequence is performed.

## 10.8.5.4 WKPS Functionality

Due to a fix implemented to solve the "Unexpected Message Transmission" issue (see Section 10.8.5.3) the WKPS functionality has been modified as follows in Flash ST72F521 devices:

Device	Modification
Flash ST72F521 Rev R	WKPS bit does not generate a wakeup pulse. It is used to synchronize the reset of the LOCK bit (see "Software Work-around - Devices with Hardware Fix (ST72F521 rev "R"):" on page 146)
ROM ST72521 All revisions	WKPS bit functions according to the datasheet description.

# 10.8.5.5 Bus-off state not entered Symptom:

pCAN does not enter bus-off state under certain conditions. This is fixed in flash ST72F521 Rev R.

#### Details:

According to the CAN standard, pCAN is expected to enter bus-off state when TEC (Transmit Error Counter) is greater than 255.

But if REC (Receive Error Counter) is greater than 127 (Error Passive State) pCAN does not enter bus-off and the BOFF bit of the CSR register is not set. To enter bus-off, REC must decrease to a value lower than 128, this is the case with any correct reception even if the message is filtered out.

As bus-off state is not entered and pCAN still attempts to transmit its message, after the overflow the TEC register continues to increment as long as transmission errors occur.

#### Impact on the application:

The application will not stop attempting to transmit CAN messages, even when the bus-off conditions have been reached, until the transmission has been successful or the value of REC becomes lower than 128. However the application will not disturb the communication of the other nodes on the CAN network as pCAN is in Error Passive State

#### **Workaround Description**

The bus-off entry works correctly in almost all cases, only when REC is greater than 127 a bus-off will not be recognized by pCAN. Therefore the pCAN bus-off signalling (BOFF) is still used but it needs to be complemented by monitoring TEC by software.

To detect the bus-off condition by software the application has to monitor the value of the TEC register periodically. An overflow signals a bus-off condition. When a bus-off condition has been detected the application must execute the following sequence to recover from bus-off properly: the application stops pCAN by clearing the RUN bit in the CANCSR register resets all pending transmission by clearing the LOCK bit in the BCSR register and starts it again by setting the RUN bit.

To detect the bus-off condition properly, the TEC monitoring period must be lower than the time between two overflows. As the problem only occurs when pCAN is in Error Passive State (REC > 127) pCAN will continuously try to send a SOF followed by an Error Passive Flag and a Suspend Transmission. This leads to 26 (1 + 6 + 8 + 3 + 8) bit times. Each time TEC is incremented by 8, hence

to reach 256 the sequence must be executed 32 times. Under these conditions the shortest sequence leading to a TEC overflow lasts 832 bit times.

Depending on the baudrate the application will have to adapt the monitoring period, for example at 500kbps the period must be less than 1600us.

The 'C' code below shows an implementation example of the monitoring sequence. This code is called periodically as described above.

To detect the overflow, the test condition must take into account that TEC might also have been decremented due to a successful transmission. So an overflow condition is detected:

IF the current TEC value is lower than the previous TEC value

AND the difference is greater than the number of possible successful transmissions during the monitoring period.

In the example above, one message can be sent, therefore one is added to CANTECR.

## 10.9 10-BIT A/D CONVERTER (ADC)

#### 10.9.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 16 different sources.


The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

#### 10.9.2 Main Features

- 10-bit conversion
- Up to 16 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 81.

Figure 81. ADC Block Diagram



## 10-BIT A/D CONVERTER (ADC) (Cont'd)

## 10.9.3 Functional Description

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage ( $V_{AIN}$ ) is greater than  $V_{AREF}$  (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage ( $V_{AIN}$ ) is lower than  $V_{SSA}$  (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and AD-CDRL registers. The accuracy of the conversion is described in the Electrical Characteristics Section.

R<sub>AIN</sub> is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the alloted time.

#### 10.9.3.1 A/D Converter Configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the «I/O ports» chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

 Select the CS[3:0] bits to assign the analog channel to convert.

#### 10.9.3.2 Starting the Conversion

In the ADCCSR register:

 Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The EOC bit is set by hardware.
- The result is in the ADCDR registers.

A read to the ADCDRH resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit
- Read the ADCDRL register
- 3. Read the ADCDRH register. This clears EOC automatically.

**Note:** The data is not latched, so both the low and the high data register must be read before the next conversion is complete, so it is recommended to disable interrupts while reading the conversion result.

To read only 8 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRH register. This clears EOC automatically.

#### 10.9.3.3 Changing the conversion channel

The application can change channels during conversion. When software modifies the CH[3:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is cleared, and the A/D converter starts converting the newly selected channel.

#### 10.9.4 Low Power Modes

**Note:** The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.

Mode	Description
WAIT	No effect on A/D Converter
	A/D Converter disabled.
	After wakeup from Halt mode, the A/D
HALT	Converter requires a stabilization time
117 (= 1	t <sub>STAB</sub> (see Electrical Characteristics)
	before accurate conversions can be
	performed.

#### 10.9.5 Interrupts

None.

## 10-BIT A/D CONVERTER (ADC) (Cont'd)

#### 10.9.6 Register Description

## CONTROL/STATUS REGISTER (ADCCSR)

Read/Write (Except bit 7 read only)

Reset Value: 0000 0000 (00h)

7 0

EOC	SPEED	ADON	0	СНЗ	CH2	CH1	CH0

Bit 7 = **EOC** End of Conversion

This bit is set by hardware. It is cleared by hardware when software reads the ADCDRH register or writes to any bit of the ADCCSR register.

0: Conversion is not complete

1: Conversion complete

Bit 6 = **SPEED** *ADC clock selection* This bit is set and cleared by software.

0:  $f_{ADC} = f_{CPU}/4$ 1:  $f_{ADC} = f_{CPU}/2$ 

Bit 5 = **ADON** *A/D Converter on* This bit is set and cleared by software.

0: Disable ADC and stop conversion

1: Enable ADC and start conversion

Bit 4 = **Reserved.** Must be kept cleared.

Bit 3:0 = **CH[3:0]** Channel Selection

These bits are set and cleared by software. They select the analog input to convert.

Channel Pin*	СНЗ	CH2	CH1	CH0
AIN0	0	0	0	0
AIN1	0	0	0	1
AIN2	0	0	1	0
AIN3	0	0	1	1
AIN4	0	1	0	0
AIN5	0	1	0	1
AIN6	0	1	1	0
AIN7	0	1	1	1
AIN8	1	0	0	0
AIN9	1	0	0	1
AIN10	1	0	1	0
AIN11	1	0	1	1
AIN12	1	1	0	0
AIN13	1	1	0	1
AIN14	1	1	1	0
AIN15	1	1	1	1

<sup>\*</sup>The number of channels is device dependent. Refer to the device pinout description.

## **DATA REGISTER (ADCDRH)**

Read Only

Reset Value: 0000 0000 (00h)


7							0
D9	D8	D7	D6	D5	D4	D3	D2

Bit 7:0 = D[9:2] MSB of Converted Analog Value

## DATA REGISTER (ADCDRL)

Read Only

Reset Value: 0000 0000 (00h)



Bit 7:2 = Reserved. Forced by hardware to 0.

Bit 1:0 = **D[1:0]** LSB of Converted Analog Value

## 10-BIT A/D CONVERTER (Cont'd)

**Table 25. ADC Register Map and Reset Values** 

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0070h	ADCCSR Reset Value	EOC 0	SPEED 0	ADON 0	0	CH3 0	CH2 0	CH1 0	CH0 0
0071h	ADCDRH Reset Value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0
0072h	ADCDRL Reset Value	0	0	0	0	0	0	D1 0	D0 0

## 11 INSTRUCTION SET

#### 11.1 CPU ADDRESSING MODES

The CPU features 17 different addressing modes which can be classified in 7 main groups:

Addressing Mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The CPU Instruction set is designed to minimize the number of bytes required per instruction: To do

so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h -00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

**Table 26. CPU Addressing Mode Overview** 

	Mode		Syntax	Destination	Pointer Address (Hex.)	Pointer Size (Hex.)	Length (Bytes)
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

#### 11.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent Instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Power Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask (level 3)
RIM	Reset Interrupt Mask (level 0)
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

#### 11.1.2 Immediate

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate Instruction	Function
LD	Load
СР	Compare
BCP	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

#### 11.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

#### Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

#### Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

#### 11.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

#### Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

#### Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

#### Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

## 11.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

## Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

#### Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

#### 11.1.6 Indirect Indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

## **Indirect Indexed (Short)**

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

## **Indirect Indexed (Long)**

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 27. Instructions Supporting Direct, Indexed, Indirect and Indirect Indexed Addressing Modes

Long and Short Instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Substractions operations
BCP	Bit Compare

Short Instructions Only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

#### 11.1.7 Relative mode (Direct, Indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

Available Relative Direct/Indirect Instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

The relative addressing mode consists of two submodes:

## **Relative (Direct)**

The offset is following the opcode.

#### **Relative (Indirect)**

The offset is defined in memory, which address follows the opcode.

#### 11.2 INSTRUCTION GROUPS

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	СР	TNZ	ВСР					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition Code Flag modification	SIM	RIM	SCF	RCF				

## Using a pre-byte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2 End of previous instruction

PC-1 Prebyte PC opcode

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

Mnemo	Description	Function/Example	Dst	Src	I1	Н	10	N	7
ADC	Add with Carry	A = A + M + C	Α	М		Н		N	1
ADD	Addition	A = A + M	Α	М		Н		N	
AND	Logical And	A = A . M	Α	М				N	
ВСР	Bit compare A, Memory	tst (A . M)	А	М				N	
BRES	Bit Reset	bres Byte, #3	М						
BSET	Bit Set	bset Byte, #3	М						
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М						
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М						
CALL	Call subroutine								
CALLR	Call subroutine relative								
CLR	Clear		reg, M					0	
СР	Arithmetic Compare	tst(Reg - M)	reg	М				N	
CPL	One Complement	A = FFH-A	reg, M					N	
DEC	Decrement	dec Y	reg, M					N	
HALT	Halt				1		0		
IRET	Interrupt routine return	Pop CC, A, X, PC			11	Н	10	N	
INC	Increment	inc X	reg, M					N	
JP	Absolute Jump	jp [TBL.w]							
JRA	Jump relative always								
JRT	Jump relative								
JRF	Never jump	jrf *							
JRIH	Jump if ext. INT pin = 1	(ext. INT pin high)							
JRIL	Jump if ext. INT pin = 0	(ext. INT pin low)							
JRH	Jump if H = 1	H = 1 ?							
JRNH	Jump if H = 0	H = 0 ?							
JRM	Jump if I1:0 = 11	I1:0 = 11 ?							Γ
JRNM	Jump if I1:0 <> 11	I1:0 <> 11 ?							Γ
JRMI	Jump if N = 1 (minus)	N = 1 ?							
JRPL	Jump if N = 0 (plus)	N = 0 ?							
JREQ	Jump if Z = 1 (equal)	Z = 1 ?							Γ
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?							
JRC	Jump if C = 1	C = 1 ?							
JRNC	Jump if C = 0	C = 0 ?							
JRULT	Jump if C = 1	Unsigned <							
JRUGE	Jump if C = 0	Jmp if unsigned >=							Ī
JRUGT	Jump if $(C + Z = 0)$	Unsigned >							

**c** C

C C

1

С

Mnemo	Description	Function/Example	Dst	Src	ľ	Н	10	N	Z	С
JRULE	Jump if $(C + Z = 1)$	Unsigned <=								
LD	Load	dst <= src	reg, M	M, reg				N	Z	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A		0				0
NEG	Negate (2's compl)	neg \$10	reg, M					N	Z	С
NOP	No Operation									
OR	OR operation	A = A + M	Α	М				N	Z	
POP	Pop from the Stack	pop reg	reg	М						
POP	Pop from the Stack	pop CC	CC	М	ľ	Н	10	Ζ	Z	С
PUSH	Push onto the Stack	push Y	М	reg, CC						
RCF	Reset carry flag	C = 0								0
RET	Subroutine Return									
RIM	Enable Interrupts	I1:0 = 10 (level 0)			1		0			
RLC	Rotate left true C	C <= A <= C	reg, M					N	Z	С
RRC	Rotate right true C	C => A => C	reg, M					Ν	Z	С
RSP	Reset Stack Pointer	S = Max allowed								
SBC	Substract with Carry	A = A - M - C	Α	М				N	Z	С
SCF	Set carry flag	C = 1								1
SIM	Disable Interrupts	I1:0 = 11 (level 3)			1		1			
SLA	Shift left Arithmetic	C <= A <= 0	reg, M					N	Z	С
SLL	Shift left Logic	C <= A <= 0	reg, M					N	Z	С
SRL	Shift right Logic	0 => A => C	reg, M					0	Z	С
SRA	Shift right Arithmetic	A7 => A => C	reg, M					N	Z	С
SUB	Substraction	A = A - M	Α	М				Ν	Z	С
SWAP	SWAP nibbles	A7-A4 <=> A3-A0	reg, M					Ν	Z	
TNZ	Test for Neg & Zero	tnz lbl1						N	Z	
TRAP	S/W trap	S/W interrupt			1		1			
WFI	Wait for Interrupt				1		0			
XOR	Exclusive OR	A = A XOR M	Α	М				N	Z	

## 12 ELECTRICAL CHARACTERISTICS

#### 12.1 PARAMETER CONDITIONS

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

#### 12.1.1 Minimum and Maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A=25^{\circ}C$  and  $T_A=T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

## 12.1.2 Typical values

Unless otherwise specified, typical data are based on T<sub>A</sub>=25°C, V<sub>DD</sub>=5V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).


#### 12.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 12.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 82.


Figure 82. Pin loading conditions



#### 12.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 83.

Figure 83. Pin input voltage



#### 12.2 ABSOLUTE MAXIMUM RATINGS

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 12.2.1 Voltage Characteristics

Symbol	Ratings	Maximum value	Unit	
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	6.5		
V <sub>PP</sub> - V <sub>SS</sub>	Programming Voltage	13	V	
V <sub>IN</sub> 1) & 2)	Input Voltage on true open drain pin	V <sub>SS</sub> -0.3 to 6.5	V	
VIN /	Input voltage on any other pin	$V_{SS}$ -0.3 to $V_{DD}$ +0.3	İ	
$ \Delta V_{DDx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV	
V <sub>SSA</sub> - V <sub>SSx</sub>	Variations between digital and analog ground pins	50	IIIV	
V <sub>ESD(HBM)</sub>	V <sub>ESD(HBM)</sub> Electro-static discharge voltage (Human Body Model)		ana 170	
V <sub>ESD(MM)</sub>	Electro-static discharge voltage (Machine Model)	see Section 12.7.3 on page 179		

#### 12.2.2 Current Characteristics

Symbol	Ratings		Maximum value	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power lines (sou	ce) <sup>3)</sup>	150	mA
I <sub>vss</sub>	Total current out of V <sub>SS</sub> ground lines (si	150	ША	
I <sub>IO</sub>	Output current sunk by any standard I/C	and control pin	25	
	Output current sunk by any high sink I/0	) pin	50	
	Output current source by any I/Os and	- 25		
	Injected current on V <sub>PP</sub> pin		± 5	mA
I <sub>INJ(PIN)</sub> 2) & 4)	Injected current on RESET pin		± 2	
INJ(PIN)	Injected current on OSC1 and OSC2 pi	ns	± 5	
	Injected current on any other pin 5) & 6)		± 5	
$\Sigma I_{\text{INJ(PIN)}}^{2)}$	Total injected current (sum of all I/O and	d control pins) 5)	± 25	

- 1. Directly connecting the  $\overline{\text{RESET}}$  and I/O pins to  $V_{DD}$  or  $V_{SS}$  could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7k $\Omega$  for RESET, 10k $\Omega$  for I/Os). For the same reason, unused I/O pins must not be directly tied to  $V_{DD}$  or  $V_{SS}$ .
- 2. When the current limitation is not possible, the V<sub>IN</sub> absolute maximum rating must be respected, otherwise refer to I<sub>INJ(PIN)</sub> specification. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>.

  3. All power (V<sub>DD</sub>) and ground (V<sub>SS</sub>) lines must always be connected to the external supply.
- 4. Negative injection disturbs the analog performance of the device. See note in "ADC Accuracy" on page 194. For best reliability, it is recommended to avoid negative injection of more than 1.6mA.
- 5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterisation with  $\Sigma I_{INJ(PIN)}$  maximatically maximatically represented the positive and negative injected currents (instantaneous values). mum current injection on four I/O port pins of the device.
- 6. True open drain I/O port pins do not accept positive injection.

## 12.2.3 Thermal Characteristics


Symbol	Ratings	Value	Unit				
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C				
T <sub>J</sub>	Maximum junction temperature (see Section 13.2 THERMAL CHARACTERISTICS)						

## 12.3 OPERATING CONDITIONS

## 12.3.1 General Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>CPU</sub>	Internal clock frequency		0	8	MHz
V <sub>DD</sub>	Standard voltage devices (except Flash Write/Erase)		3.8	5.5	V
	Operating Voltage for Flash Write/Erase	V <sub>PP</sub> = 11.4 to 12.6V	4.5	5.5	
		1 Suffix Version	0	70	
		5 Suffix Version	-10	85	
T <sub>A</sub>	Ambient temperature range	6 or A Suffix Versions	-40	85	°C
		7 or B Suffix Versions	-40	105	
		C Suffix Version	-40	125	

Figure 84.  $f_{CPU}$  Max Versus  $V_{DD}$ 



**Note:** Some temperature ranges are only available with a specific package and memory size. Refer to Ordering Information .

## **OPERATING CONDITIONS** (Cont'd)

## 12.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IT+(LVD)</sub>	Reset release threshold (V <sub>DD</sub> rise)	VD level = High in option byte	4.0 <sup>1)</sup>	4.2	4.5	
		VD level = Med. in option byte <sup>3)</sup> VD level = Low in option byte <sup>3)</sup>	3.55 <sup>1)</sup> 2.95 <sup>1)</sup>	3.75 3.15	4.0 <sup>1)</sup> 3.35 <sup>1)</sup>	V
	Reset generation threshold (V <sub>DD</sub> fall)	VD level = High in option byte	3.8	4.0	4.25 <sup>1)</sup>	V
V <sub>IT-(LVD)</sub>		VD level = Med. in option byte <sup>3)</sup> VD level = Low in option byte <sup>3)</sup>	3.35 <sup>1)</sup> 2.8 <sup>1)</sup>	3.55 3.0	3.75 <sup>1)</sup> 3.15 <sup>1)</sup>	
V <sub>hys(LVD)</sub>	LVD voltage threshold hysteresis 1)	$V_{IT+(LVD)}$ - $V_{IT-(LVD)}$	150	200	250	mV
Vt <sub>POR</sub>	V <sub>DD</sub> rise time <sup>1)2)</sup>		6		~	μs/V
t <sub>g(VDD)</sub>	V <sub>DD</sub> glitches filtered (not detected) by LVD <sup>1)</sup>				40	ns

#### Notes:

- 1. Data based on characterization results, not tested in production.
- 2. When  $Vt_{POR}$  is faster than 100  $\mu s/V$ , the Reset signal is released after a delay of max. 42 $\mu s$  after  $V_{DD}$  crosses the  $V_{IT+(LVD)}$  threshold.
- 3. If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed.

## 12.3.3 Auxiliary Voltage Detector (AVD) Thresholds

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	1⇒0 AVDF flag toggle threshold	VD level = High in option byte	4.4 <sup>1)</sup>	4.6	4.9	
V <sub>IT+(AVD)</sub>	(V <sub>DD</sub> rise)	VD level = Med. in option byte VD level = Low in option byte	3.95 <sup>1)</sup> 3.4 <sup>1)</sup>	4.15 3.6	4.4 <sup>1)</sup> 3.8 <sup>1)</sup>	V
V <sub>IT-(AVD)</sub>	0 .1 AVDE flog toggle threshold	VD level = High in option byte	4.2	4.4	4.65 <sup>1)</sup>	V
	0⇒1 AVDF flag toggle threshold (V <sub>DD</sub> fall)	VD level = Med. in option byte VD level = Low in option byte	3.75 <sup>1)</sup> 3.2 <sup>1)</sup>	4.0 3.4	4.2 <sup>1)</sup> 3.6 <sup>1)</sup>	
V <sub>hys(AVD)</sub>	AVD voltage threshold hysteresis	V <sub>IT+(AVD)</sub> -V <sub>IT-(AVD)</sub>		200		mV
ΔV <sub>IT-</sub>	Voltage drop between AVD flag set and LVD reset activated	V <sub>IT-(AVD)</sub> -V <sub>IT-(LVD)</sub>		450		mV

<sup>1.</sup> Data based on characterization results, not tested in production.

## 12.3.4 External Voltage Detector (EVD) Thresholds

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IT+(EVD)</sub>	1⇒0 AVDF flag toggle threshold (V <sub>DD</sub> rise) <sup>1)</sup>		1.15	1.26	1.35	V
V <sub>IT-(EVD)</sub>	$0\Rightarrow$ 1 AVDF flag toggle threshold $(V_{DD} \text{ fall})^{1)}$		1.1	1.2	1.3	V
V <sub>hys(EVD)</sub>	EVD voltage threshold hysteresis	V <sub>IT+(EVD)</sub> -V <sub>IT-(EVD)</sub>		200		mV

<sup>1.</sup> Data based on characterization results, not tested in production.

#### 12.4 SUPPLY CURRENT CHARACTERISTICS

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode for which the clock is stopped).

## 12.4.1 RUN and SLOW Modes (Flash devices)

Symbol	Parameter		Conditions	Тур	Max 1)	Unit
1	Supply current in RUN mode <sup>2)</sup> (see Figure 85)	, DD≤5.5V	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 1 \text{MHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 2 \text{MHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 4 \text{MHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 8 \text{MHz} \end{array}$	1.3 2.0 3.6 7.1	3.0 5.0 8.0 15.0	mA
IDD	Supply current in SLOW mode <sup>2)</sup> (see Figure 86)	3.8∨≤∨	$\begin{array}{l} \rm f_{OSC}\text{=}2MHz,  f_{CPU}\text{=}62.5kHz} \\ \rm f_{OSC}\text{=}4MHz,  f_{CPU}\text{=}125kHz} \\ \rm f_{OSC}\text{=}8MHz,  f_{CPU}\text{=}250kHz} \\ \rm f_{OSC}\text{=}16MHz,  f_{CPU}\text{=}500kHz} \end{array}$	0.6 0.7 0.8 1.1	2.7 3.0 3.6 4.0	mA

Figure 85. Typical I<sub>DD</sub> in RUN vs. f<sub>CPU</sub>





Figure 86. Typical I<sub>DD</sub> in SLOW vs. f<sub>CPU</sub>



#### Notes:

- 1. Data based on characterization results, tested in production at  $V_{DD}$  max. and  $f_{CPU}$  max.
- 2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%
- All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- All peripherals in reset state.
- CSS and LVD disabled.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode,  $f_{CPU}$  is based on  $f_{OSC}$  divided by 32.

To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the peripheral power consumption (Section 12.4.7).

## 12.4.2 WAIT and SLOW WAIT Modes (Flash devices)

Symbol	Parameter	Conditions		Тур	Max 1)	Unit
I <sub>DD</sub>	Supply current in WAIT mode <sup>2)</sup> (see Figure 87)	′ <sub>DD</sub> ≤5.5V	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 1 \text{MHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 2 \text{MHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 4 \text{MHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 8 \text{MHz} \end{array}$	1.0 1.5 2.5 4.5	3.0 4.0 5.0 7.0	mA
	Supply current in SLOW WAIT mode <sup>2)</sup> (see Figure 88)	_	$\begin{array}{l} f_{\rm OSC} = 2 \text{MHz}, \ f_{\rm CPU} = 62.5 \text{kHz} \\ f_{\rm OSC} = 4 \text{MHz}, \ f_{\rm CPU} = 125 \text{kHz} \\ f_{\rm OSC} = 8 \text{MHz}, \ f_{\rm CPU} = 250 \text{kHz} \\ f_{\rm OSC} = 16 \text{MHz}, \ f_{\rm CPU} = 500 \text{kHz} \end{array}$	0.58 0.65 0.77 1.05	1.2 1.3 1.8 2.0	mA

Figure 87. Typical I<sub>DD</sub> in WAIT vs. f<sub>CPU</sub>





Figure 88. Typical I<sub>DD</sub> in SLOW-WAIT vs. f<sub>CPU</sub>



#### Notes:

- 1. Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.
- 2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%.
- All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- All peripherals in reset state.
- CSS and LVD disabled.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode, f<sub>CPU</sub> is based on f<sub>OSC</sub> divided by 32.
   To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the peripheral power consumption (Section 12.4.7).

## 12.4.3 RUN and SLOW Modes (ROM devices)

Symbol	Parameter		Conditions	Тур	Max 1)	Unit
las	Supply current in RUN mode <sup>2)</sup>	, DD≤5.5V	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 1 \text{MHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 2 \text{MHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 4 \text{MHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 8 \text{MHz} \end{array}$	1.3 2.0 3.6 7.1	3.0 5.0 8.0 15.0	mA
IDD	Supply current in SLOW mode <sup>2)</sup>	3.8∨≤∨	$f_{OSC}$ =2MHz, $f_{CPU}$ =62.5kHz $f_{OSC}$ =4MHz, $f_{CPU}$ =125kHz $f_{OSC}$ =8MHz, $f_{CPU}$ =250kHz $f_{OSC}$ =16MHz, $f_{CPU}$ =500kHz	0.6 0.7 0.8 1.1	2.7 3.0 3.6 4.0	IIIA

## 12.4.4 WAIT and SLOW WAIT Modes (ROM devices)

Symbol	Parameter		Conditions	Тур	Max 1)	Unit
I <sub>DD</sub>	Supply current in WAIT mode <sup>2)</sup>	) <sub>D</sub> ≤5.5V	f <sub>OSC</sub> =2MHz, f <sub>CPU</sub> =1MHz f <sub>OSC</sub> =4MHz, f <sub>CPU</sub> =2MHz f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =4MHz f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =8MHz		3.0 4.0 5.0 7.0	mA
	Supply current in SLOW WAIT mode <sup>2)</sup>	$\searrow$	$\begin{array}{l} \rm f_{OSC}\text{=}2MHz,  f_{CPU}\text{=}62.5kHz} \\ \rm f_{OSC}\text{=}4MHz,  f_{CPU}\text{=}125kHz} \\ \rm f_{OSC}\text{=}8MHz,  f_{CPU}\text{=}250kHz} \\ \rm f_{OSC}\text{=}16MHz,  f_{CPU}\text{=}500kHz} \end{array}$	0.07 0.1 0.2 0.35	1.2 1.3 1.8 2.0	IIIA

#### Notes:

- 1. Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.
- 2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. There is no increase in consumption if programs are executed in ROM
- All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- All peripherals in reset state.
- CSS and LVD disabled.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode,  $f_{\mbox{\footnotesize{CPU}}}$  is based on  $f_{\mbox{\footnotesize{OSC}}}$  divided by 32.

To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the peripheral power consumption (Section 12.4.7).

#### 12.4.5 HALT and ACTIVE-HALT Modes

Symbol	Parameter	Conditions		Тур	Max	Unit
1	Supply current in HALT mode 1)	I V <sub>DD</sub> =5.5V ►	-40°C≤T <sub>A</sub> ≤+85°C		10	uΑ
IDD	Cupply current in TIALT mode	v <sub>DD</sub> =3.3v	-40°C≤T <sub>A</sub> ≤+125°C		50	μΑ
I <sub>DD</sub>	Supply current in ACTIVE-HALT mode <sup>2)</sup>	f <sub>OSC</sub> = 16 MHz, V <sub>DD</sub> = 5V			No max. guaran- teed	μΑ

#### Notes:

- 1. All I/O pins in push-pull 0 mode (when applicable) with a static value at  $V_{DD}$  or  $V_{SS}$  (no load), CSS and LVD disabled. Data based on characterization results, tested in production at  $V_{DD}$  max. and  $f_{CPU}$  max.
- 2. Data based on characterisation results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at  $V_{DD}$  or  $V_{SS}$  (no load); clock input (OSC1) driven by external square wave, CSS and LVD disabled. To obtain the total current consumption of the device, add the clock source consumption (Section 12.5.3 and Section 12.5.4).

## 12.4.6 Supply and Clock Managers

The previous current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode).

Symbol	Parameter	Conditions	Тур	Max 1)	Unit
I <sub>DD(RCINT)</sub>	Supply current of internal RC oscillator		625		
I <sub>DD(RES)</sub>	Supply current of resonator oscillator <sup>2) &amp; 3)</sup>		see Section 12.5.3 on page 173		μΑ
I <sub>DD(PLL)</sub>	PLL supply current	V <sub>DD</sub> = 5V	360		μ
I <sub>DD(CSS)</sub>	Clock security system supply current	V <sub>DD</sub> = 5V	250		
I <sub>DD(LVD)</sub>	LVD supply current	HALT mode, V <sub>DD</sub> = 5V	150	300	

## Notes:

- 1. Data based on characterisation results, not tested in production.
- 2. Data based on characterization results done with the external components specified in Section 12.5.3, not tested in production.
- 3. As the oscillator is based on a current source, the consumption does not depend on the voltage.

#### 12.4.7 On-Chip Peripherals

Measured on S72F521R9T3 on TQFP64 generic board  $T_A = 25^{\circ}\text{C f}_{CPU} = 4\text{MHz}$ .

Symbol	Parameter	Conditions	Тур	Unit
I <sub>DD(TIM)</sub>	16-bit Timer supply current 1)	V <sub>DD</sub> =5.0V	50	μΑ
I <sub>DD(ART)</sub>	ART PWM supply current <sup>2)</sup>	V <sub>DD</sub> =5.0V	75	μΑ
I <sub>DD(SPI)</sub>	SPI supply current 3)	V <sub>DD</sub> =5.0V	400	μΑ
I <sub>DD(I2C)</sub>	I2C supply current <sup>4)</sup>	V <sub>DD</sub> =5.0V	175	μΑ
I <sub>DD(CAN)</sub>	CAN supply current 5)	V <sub>DD</sub> =5.0V	400	μΑ
I <sub>DD(ADC)</sub>	ADC supply current when converting <sup>6)</sup>	V <sub>DD</sub> =5.0V	400	μΑ

#### Notes:

- 1. Data based on a differential  $I_{DD}$  measurement between reset configuration (timer counter running at  $f_{CPU}/4$ ) and timer counter stopped (only TIMD bit set). Data valid for one timer.
- Data based on a differential I<sub>DD</sub> measurement between reset configuration (timer stopped) and timer counter enabled (only TCE bit set).
- Data based on a differential I<sub>DD</sub> measurement between reset configuration (SPI disabled) and a permanent SPI master communicationat maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.
- 4. Data based on a differential I<sub>DD</sub> measurement between reset configuration (I2C disabled) and a permanent I2C master communication at 100kHz (data sent equal to 55h). This measurement include the pad toggling consumption (27kOhm external pull-up on clock and data lines).
- 5. Data based on a differential IDD measurement between reset configuration (CAN disabled) and a permanent CAN data transmit sequence with RX and TX connected together. This measurement include the pad toggling consumption.
- 6. Data based on a differential I<sub>DD</sub> measurement between reset configuration and continuous A/D conversions.

#### 12.5 CLOCK AND TIMING CHARACTERISTICS

Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub>.


## 12.5.1 General Timings

Symbol	Parameter	Conditions	Min	Typ <sup>1)</sup>	Max	Unit
+	Instruction cycle time		2	3	12	t <sub>CPU</sub>
<sup>t</sup> c(INST)		f <sub>CPU</sub> =8MHz	250	375	1500	ns
+	Interrupt reaction time $^{2)}$ $t_{V(IT)} = \Delta t_{C(INST)} + 10$		10		22	t <sub>CPU</sub>
t <sub>v(IT)</sub>		f <sub>CPU</sub> =8MHz	1.25		2.75	μs

## 12.5.2 External Clock Source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OSC1H</sub>	OSC1 input pin high level voltage		V <sub>DD</sub> -1		$V_{DD}$	V
V <sub>OSC1L</sub>	OSC1 input pin low level voltage		V <sub>SS</sub>		V <sub>SS</sub> +1	V
t <sub>w(OSC1H)</sub> t <sub>w(OSC1L)</sub>	OSC1 high or low time 3)	see Figure 89	5			ns
$t_{r(OSC1)}$ $t_{f(OSC1)}$	OSC1 rise or fall time 3)				15	119
ΙL	OSCx Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μΑ

Figure 89. Typical Application with an External Clock Source



#### **Notes**

- 1. Data based on typical application software.
- 2. Time measured between interrupt event and interrupt vector fetch.  $\Delta t_{c(INST)}$  is the number of  $t_{CPU}$  cycles needed to finish the current instruction execution.
- 3. Data based on design simulation and/or technology characteristics, not tested in production.

## **CLOCK AND TIMING CHARACTERISTICS (Cont'd)**

## 12.5.3 Crystal and Ceramic Resonator Oscillators


The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as

close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions		Min	Max	Unit	
fosc	Oscillator Frequency 1)	LP: Low powe MP: Medium p MS: Medium s	ower oscillator peed oscillator	1 >2 >4	2 4 8	MHz	
		HS: High spee	d oscillator	>8	>8 16		
R <sub>F</sub>	Feedback resistor			20	40	kΩ	
	Recommended load capacitance ver-	R <sub>S</sub> =200Ω	LP oscillator	22	56		
C <sub>L1</sub>	sus equivalent serial resistance of the	$R_S=200\Omega$	MP oscillator	22	46	pF	
$C_{L2}$	crystal or ceramic resonator (R <sub>S</sub> )	$R_S=200\Omega$	MS oscillator	18	33	ρ'	
	oryotal or column resolution (115)	$R_S=100\Omega$	HS oscillator	15	33		

Symbol	Parameter	Conditions		Тур	Max	Unit
	OSC2 driving current	V <sub>DD</sub> =5V	LP oscillator	80	150	
		$V_{IN}=V_{SS}$	MP oscillator	160	250	^
12			MS oscillator	310	460	μΑ
			HS oscillator	610	910	

Figure 90. Typical Application with a Crystal or Ceramic Resonator



#### Notes:

1. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small  $R_S$  value. Refer to crystal/ceramic resonator manufacturer for more details.

## **CLOCK AND TIMING CHARACTERISTICS** (Cont'd)

	scil.		Typical Cera	amic Res	sonators (information for guidance only)	C <sub>L1</sub>	$C_{L2}$	t <sub>SU(osc)</sub>
0:	SCII.		Reference <sup>3)</sup>	Freq.	Characteristic 1)	[pF]	[pF]	[ms] <sup>2)</sup>
0	LP	Α	CSA2.00MG	2MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	22	22	4
Ji Wi	MP	AT,	CSA4.00MG	4MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	22	22	2
Sera	MS	IUR	CSA8.00MTZ	8MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.5\%_{\Delta Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	33	33	1
	HS	Σ	CSA16.00MXZ040 <sup>4)</sup>	16MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	33	33	0.7


#### Notes:


- 1. Resonator characteristics given by the ceramic resonator manufacturer.
- 2.  $t_{SU(OSC)}$  is the typical oscillator start-up time measured between  $V_{DD}$ =2.8V and the fetch of the first instruction (with a quick  $V_{DD}$  ramp-up from 0 to 5V (<50 $\mu$ s).
- 3. Resonators all have different characteristics. Contact the manufacturer to obtain the appropriate values of external components and to verify oscillator performance.
- 4. 3rd overtone resonators require specific validation by the resonator manufacturer.

## **CLOCK CHARACTERISTICS** (Cont'd)

## 12.5.4 RC Oscillators

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	Internal RC oscillator frequency	T <sub>A</sub> =25°C, V <sub>DD</sub> =5V	2	3.5	5.6	MHz
<sup>T</sup> OSC (RCINT)	See Figure 91	1 <sub>A</sub> -23 C, V <sub>DD</sub> -3 V	2	5.5	5.0	IVITIZ





## **CLOCK CHARACTERISTICS** (Cont'd)

## 12.5.5 Clock Security System (CSS)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SFOSC</sub>	Safe Oscillator Frequency 1)			3		MHz

#### Note:

1. Data based on characterization results.

#### 12.5.6 PLL Characteristics


Operating conditions:  $V_{DD}$  3.8 to 5.5V @  $T_A$  0 to 70°C<sup>1)</sup> or  $V_{DD}$  4.5 to 5.5V @  $T_A$  -40 to 125°C

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD(PLL)</sub>	PLL Operating Range	T <sub>A</sub> 0 to 70°C	3.8		5.5	V
		T <sub>A</sub> -40 to +125°C	4.5		5.5	
fosc	PLL input frequency range		2		4	MHz
Δ f <sub>CPU</sub> / f <sub>CPU</sub>	i instantanentis Pri litter 7	f <sub>OSC</sub> = 4 MHz.		1.0	2.5	%
		f <sub>OSC</sub> = 2 MHz.		2.5	4.0	%

#### Note:

Data characterized but not tested.

Figure 92. PLL Jitter vs. Signal frequency<sup>1</sup>



The user must take the PLL jitter into account in the application (for example in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore the longer the period of the application signal, the less it will be impacted by the PLL jitter.

Figure 92 shows the PLL jitter integrated on application signals in the range 125kHz to 2MHz. At frequencies of less than 125KHz, the jitter is negligible.

**Note 1:** Measurement conditions:  $f_{CPU} = 4MHz$ ,  $T_A = 25$ °C

#### 12.6 MEMORY CHARACTERISTICS

## 12.6.1 RAM and Hardware Registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{RM}$	Data retention mode <sup>1)</sup>	HALT mode (or RESET)	1.6			V

## 12.6.2 FLASH Memory

DUAL VOLTAGE HDFLASH MEMORY							
Symbol	Parameter	Conditions	Min <sup>2)</sup>	Тур	Max <sup>2)</sup>	Unit	
f	Operating frequency	Read mode	0		8	MHz	
f <sub>CPU</sub>		Write / Erase mode	1		8	IVIITIZ	
V <sub>PP</sub>	Programming voltage 3)	$4.5V \le V_{DD} \le 5.5V$	11.4		12.6	V	
	Supply current <sup>4)</sup>	RUN mode (f <sub>CPU</sub> = 4MHz)			3	mA	
$I_{DD}$		Write / Erase		0		IIIA	
		Power down mode / HALT		1	10		
1	V <sub>PP</sub> current <sup>4)</sup>	Read (V <sub>PP</sub> =12V)			200	μΑ	
I <sub>PP</sub>	V pp current	Write / Erase			30	mA	
$t_{VPP}$	Internal V <sub>PP</sub> stabilization time			10		μs	
t <sub>RET</sub>	Data retention	T <sub>A</sub> =55°C	20			years	
N <sub>RW</sub>	Write erase cycles	T <sub>A</sub> =25°C	100			cycles	
T <sub>PROG</sub> T <sub>ERASE</sub>	Programming or erasing temperature range		-40	25	85	°C	

#### Notes:

- 1. Minimum  $V_{DD}$  supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware registers (only in HALT mode). Not tested in production.
- 2. Data based on characterization results, not tested in production.
- 3. V<sub>PP</sub> must be applied only during the programming or erasing operation and not permanently for reliability reasons.
- 4. Data based on simulation results, not tested in production.

Warning: Do not connect 12V to V<sub>PP</sub> before V<sub>DD</sub> is powered on, as this may damage the device.

#### 12.7 EMC CHARACTERISTICS

Susceptibility tests are performed on a sample basis during product characterization.

## 12.7.1 Functional EMS

(Electro Magnetic Susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

Symbol	Parameter	Conditions	Neg 1)	Pos 1)	Unit
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V <sub>DD</sub> =5V, T <sub>A</sub> =+25°C, f <sub>OSC</sub> =8MHz conforms to IEC 1000-4-2	-1	1.5	
V <sub>FFTB</sub>	Fast transient voltage burst limits to be applied through 100pF on V <sub>DD</sub> and V <sub>DD</sub> pins to induce a functional disturbance	V <sub>DD</sub> =5V, T <sub>A</sub> =+25°C, f <sub>OSC</sub> =8MHz conforms to IEC 1000-4-4	-1.5	1.5	kV

## 12.7.2 Electro Magnetic Interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Symbol	Parameter	Conditions	Monitored	Max vs. [f <sub>OSC</sub> /f <sub>CPU</sub> ]		Unit
Symbol		Conditions	Frequency Band	8/4MHz	16/8MHz	
		V <sub>DD</sub> =5V, T <sub>A</sub> =+25°C, TQFP64 14x14 package conforming to SAE J 1752/3	0.1MHz to 30MHz	15	15	
9	Peak level		30MHz to 130MHz	20	27	$dB\mu V$
SEMI	S <sub>EMI</sub> Peak level		130MHz to 1GHz	0	5	
			SAE EMI Level	2.5	3.0	ı

#### Notes:

1. Data based on characterization results, not tested in production.

#### **EMC CHARACTERISTICS** (Cont'd)

#### 12.7.3 Absolute Electrical Sensitivity

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the AN1181 ST7 application note.

## 12.7.3.1 Electro-Static Discharge (ESD)

Electro-Static Discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends of the number of supply pins of the device (3 parts\*(n+1) supply pin). Two models are usually simulated: Human Body Model and Machine Model. This test conforms to the JESD22-A114A/A115A standard. See Figure 93 and the following test sequences.

## **Human Body Model Test Sequence**

- C<sub>L</sub> is loaded through S1 by the HV pulse generator.
- S1 switches position from generator to R.
- A discharge from C<sub>L</sub> through R (body resistance) to the ST7 occurs.
- S2 must be closed 10 to 100ms after the pulse delivery period to ensure the ST7 is not left in charge state. S2 must be opened at least 10ms prior to the delivery of the next pulse.


#### **Machine Model Test Sequence**

- C<sub>L</sub> is loaded through S1 by the HV pulse generator.
- S1 switches position from generator to ST7.
- A discharge from C<sub>I</sub> to the ST7 occurs.
- S2 must be closed 10 to 100ms after the pulse delivery period to ensure the ST7 is not left in charge state. S2 must be opened at least 10ms prior to the delivery of the next pulse.
- R (machine resistance), in series with S2, ensures a slow discharge of the ST7.

#### **Absolute Maximum Ratings**

Symbol	Ratings	Conditions	Maximum value 1)	Unit
V <sub>ESD(HBM)</sub>	Electro-static discharge voltage (Human Body Model)	T <sub>A</sub> =+25°C	2000	V
V <sub>ESD(MM)</sub>	Electro-static discharge voltage (Machine Model)	T <sub>A</sub> =+25°C	200	V

Figure 93. Typical Equivalent ESD Circuits



#### Notes:

1. Data based on characterization results, not tested in production.



#### **EMC CHARACTERISTICS** (Cont'd)

#### 12.7.3.2 Static and Dynamic Latch-Up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the AN1181 ST7 application note.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards and is described in Figure 94. For more details, refer to the AN1181 ST7 application note.

## 12.7.3.3 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations:

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### Prequalification trials:


Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RE-SET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behaviour is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electrical Sensitivities**

Symbol	Parameter	Conditions	Class <sup>1)</sup>
		T <sub>A</sub> =+25°C	А
LU	Static latch-up class	T <sub>A</sub> =+85°C	Α
		T <sub>A</sub> =+125°C	Α
DLU	Dynamic latch-up class	$V_{DD}$ =5.5V, $f_{OSC}$ =4MHz, $T_A$ =+25°C	А

Figure 94. Simplified Diagram of the ESD Generator for DLU



#### Notes:

- 1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).
- 2. Schaffner NSG435 with a pointed test finger.

#### **EMC CHARACTERISTICS** (Cont'd)

#### 12.7.4 ESD Pin Protection Strategy

To protect an integrated circuit against Electro-Static Discharge the stress must be controlled to prevent degradation or destruction of the circuit elements. The stress generally affects the circuit elements which are connected to the pads but can also affect the internal devices when the supply pads receive the stress. The elements to be protected must not receive excessive current, voltage or heating within their structure.

An ESD network combines the different input and output ESD protections. This network works, by allowing safe discharge paths for the pins subjected to ESD stress. Two critical ESD stress cases are presented in Figure 95 and Figure 96 for standard pins and in Figure 97 and Figure 98 for true open drain pins.

#### **Standard Pin Protection**

To protect the output structure the following elements are added:

- A diode to V<sub>DD</sub> (3a) and a diode from V<sub>SS</sub> (3b)
- A protection device between V<sub>DD</sub> and V<sub>SS</sub> (4)

To protect the input structure the following elements are added:

- A resistor in series with the pad (1)
- A diode to V<sub>DD</sub> (2a) and a diode from V<sub>SS</sub> (2b)
- A protection device between V<sub>DD</sub> and V<sub>SS</sub> (4)

Figure 95. Positive Stress on a Standard Pad vs. V<sub>SS</sub>





Figure 96. Negative Stress on a Standard Pad vs. V<sub>DD</sub>



#### **EMC CHARACTERISTICS** (Cont'd)

#### **True Open Drain Pin Protection**

The centralized protection (4) is not involved in the discharge of the ESD stresses applied to true open drain pads due to the fact that a P-Buffer and diode to  $V_{DD}$  are not implemented. An additional local protection between the pad and  $V_{SS}$  (5a & 5b) is implemented to completely absorb the positive ESD discharge.

#### **Multisupply Configuration**

When several types of ground ( $V_{SS}$ ,  $V_{SSA}$ , ...) and power supply ( $V_{DD}$ ,  $V_{AREF}$ , ...) are available for any reason (better noise immunity...), the structure shown in Figure 99 is implemented to protect the device against ESD.

Figure 97. Positive Stress on a True Open Drain Pad vs. V<sub>SS</sub>




Figure 98. Negative Stress on a True Open Drain Pad vs. V<sub>DD</sub>





Figure 99. Multisupply Configuration



#### 12.8 I/O PORT PIN CHARACTERISTICS

#### 12.8.1 General Characteristics

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage 1)					$0.3xV_{DD}$	
V <sub>IH</sub>	Input high level voltage 1)	CMOS ports		0.7xV <sub>DD</sub>			
V <sub>hys</sub>	Schmitt trigger voltage hysteresis 2)				0.7		V
$V_{IL}$	Input low level voltage 1)					0.8	V
V <sub>IH</sub>	Input high level voltage 1)	TTL ports		2			
V <sub>hys</sub>	Schmitt trigger voltage hysteresis 2)				1		
I <sub>INJ(PIN)</sub> 3)	Injected Current on an I/O pin					± 4	
$\Sigma I_{\text{INJ(PIN)}}^{3)}$	Total injected current (sum of all I/O and control pins)	V <sub>DD</sub> =5V				± 25	mA
ΙL	Input leakage current	V <sub>SS</sub> $\leq$ V <sub>IN</sub> $\leq$ V <sub>I</sub>	DD			±1	^
I <sub>S</sub>	Static current consumption	Floating inp	ut mode <sup>4)</sup>			200	μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor 5)	$V_{IN}=V_{SS}$	V <sub>DD</sub> =5V	50	120	250	kΩ
C <sub>IO</sub>	I/O pin capacitance				5		pF
t <sub>f(IO)out</sub>	Output high to low level fall time 1)	C <sub>L</sub> =50pF			25		nc
t <sub>r(IO)out</sub>	Output low to high level rise time 1)	Between 10% and 90%			25		ns
t <sub>w(IT)in</sub>	External interrupt pulse time 6)			1			t <sub>CPU</sub>

Figure 100. Connecting Unused I/O Pins





Figure 101. Typical  $I_{PU}$  vs.  $V_{DD}$  with  $V_{IN}=V_{SS}$ 



- 1. Data based on characterization results, not tested in production.
- 2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 3. When the current limitation is not possible, the  $V_{IN}$  maximum must be respected, otherwise refer to  $I_{INJ(PIN)}$  specification. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . Refer to Section 12.2.2 on page 163 for more details.
- 4. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see Figure 100). Data based on design simulation and/or technology characteristics, not tested in production.
- 5. The  $R_{PU}$  pull-up equivalent resistor is based on a resistive transistor (corresponding  $I_{PU}$  current characteristics described in Figure 101).
- 6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

#### I/O PORT PIN CHARACTERISTICS (Cont'd)

#### 12.8.2 Output Driving Current

Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter		Conditions	Min	Max	Unit
	Output low level voltage for a standard I/O pin		I <sub>IO</sub> =+5mA		1.2	
1)	when 8 pins are sunk at same time (see Figure 102)		I <sub>IO</sub> =+2mA		0.5	
V <sub>OL</sub> 1)	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time	)=5V	$I_{IO}$ =+20mA, $T_A$ ≤85°C $T_A$ ≥85°C		1.3 1.5	V
	(see Figure 103 and Figure 105)	Vpp	I <sub>IO</sub> =+8mA		0.6	
V <sub>OH</sub> <sup>2)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time		$I_{IO}$ =-5mA, $T_A \le 85$ °C $T_A \ge 85$ °C	V <sub>DD</sub> -1.4 V <sub>DD</sub> -1.6		
	(see Figure 104 and Figure 107)		I <sub>IO</sub> =-2mA	V <sub>DD</sub> -0.7		

Figure 102. Typical V<sub>OL</sub> at V<sub>DD</sub>=5V (standard)




Figure 104. Typical V<sub>OH</sub> at V<sub>DD</sub>=5V





Figure 103. Typical V<sub>OL</sub> at V<sub>DD</sub>=5V (high-sink)



- 1. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
- 2. The  $I_{IO}$  current sourced must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ . True open drain I/O pins do not have  $V_{OH}$ .

## I/O PORT PIN CHARACTERISTICS (Cont'd)

Figure 105. Typical V<sub>OL</sub> vs. V<sub>DD</sub> (standard)




Figure 106. Typical  $V_{OL}$  vs.  $V_{DD}$  (high-sink)





Figure 107. Typical  $V_{DD}$ - $V_{OH}$  vs.  $V_{DD}$ 




#### 12.9 CONTROL PIN CHARACTERISTICS

#### 12.9.1 Asynchronous RESET Pin

Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage 1)					0.16xV <sub>DD</sub>	V
V <sub>IH</sub>	Input high level voltage 1)			$0.85 \mathrm{xV}_\mathrm{DD}$			
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>2)</sup>				2.5		
V <sub>OL</sub>	Output low level voltage 3)	V <sub>DD</sub> =5V	I <sub>IO</sub> =+2mA		0.2	0.5	
I <sub>IO</sub>	Input current on RESET pin				2	TBD	mA
R <sub>ON</sub>	Weak pull-up equivalent resistor			20	30	120	kΩ
t	Generated reset pulse duration	External p	oin	0		42 <sup>9)</sup>	μs
t <sub>w(RSTL)out</sub>	Generated reset pulse duration	Internal re	eset sources	20	30	42 <sup>9)</sup>	μs
t <sub>h(RSTL)in</sub>	External reset pulse hold time 4)			2.5			μs
t <sub>g(RSTL)in</sub>	Filtered glitch duration <sup>5)</sup>				200		ns

Figure 108. Typical Application with  $\overline{RESET}$  pin  $^{6)7)8)$ 



- 1. Data based on characterization results, not tested in production.
- Hysteresis voltage between Schmitt trigger switching levels.
- 3. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
- 4. To guarantee the reset of the device, a minimum pulse has to be applied to the  $\overline{\text{RESET}}$  pin. All short pulses applied on the RESET pin with a duration below  $t_{h(RSTL)in}$  can be ignored.
- 5. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy environments.
- 6. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog).
- 7. Whatever the reset source is (internal or external), the user must ensure that the level on the  $\overline{\text{RESET}}$  pin can go below the  $V_{IL}$  max. level specified in Section 12.9.1. Otherwise the reset will not be taken into account internally.
- 8. Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure that the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value specified for I<sub>INJ(RESET)</sub> in Section 12.2.2 on page 163.
- 9. Data guaranteed by design, not tested in production.


#### **CONTROL PIN CHARACTERISTICS** (Cont'd)

#### 12.9.2 ICCSEL/V<sub>PP</sub> Pin

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Unit
W	Input low level voltage <sup>1)</sup>	FLASH versions	$V_{SS}$	0.2	
$V_{IL}$	Input low level voltage	ROM versions	V <sub>SS</sub>	0.3xV <sub>DD</sub>	V
\/	Input high level voltage 1)	FLASH versions	V <sub>DD</sub> -0.1	12.6	V
$V_{IH}$	I input high level voltage	ROM versions	$0.7xV_{DD}$	$V_{DD}$	
ΙL	Input leakage current	$V_{IN}=V_{SS}$		±1	μΑ

Figure 109. Two typical Applications with ICCSEL/V<sub>PP</sub> Pin <sup>2)</sup>



#### Notes:

- 1. Data based on design simulation and/or technology characteristics, not tested in production.
- 2. When ICC mode is not required by the application ICCSEL/ $V_{PP}$  pin must be tied to  $V_{SS}$ .

#### 12.10 TIMER PERIPHERAL CHARACTERISTICS

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub> unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

#### 12.10.1 8-Bit PWM-ART Auto-Reload Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t (5), (1)	PWM resolution time		1			t <sub>CPU</sub>
<sup>t</sup> res(PWM)	es(i vvivi)	f <sub>CPU</sub> =8MHz	125			ns
f <sub>EXT</sub>	ART external clock frequency		0		f <sub>CPU</sub> /2	MHz
f <sub>PWM</sub>	PWM repetition rate		0		f <sub>CPU</sub> /2	IVII IZ
Res <sub>PWM</sub>	PWM resolution				8	bit
Vos	PWM/DAC output step voltage	V <sub>DD</sub> =5V, Res=8-bits		20		mV

#### 12.10.2 16-Bit Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>w(ICAP)in</sub>	Input capture pulse time		1			t <sub>CPU</sub>
+	PWM resolution time		2			t <sub>CPU</sub>
<sup>t</sup> res(PWM)		f <sub>CPU</sub> =8MHz	250			ns
f <sub>EXT</sub>	Timer external clock frequency		0		f <sub>CPU</sub> /4	MHz
f <sub>PWM</sub>	PWM repetition rate		0		f <sub>CPU</sub> /4	MHz
Res <sub>PWM</sub>	PWM resolution				16	bit

#### 12.11 COMMUNICATION INTERFACE CHARACTERISTICS


#### 12.11.1 SPI - Serial Peripheral Interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on  $t\underline{he}$  input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master f <sub>CPU</sub> =8MHz	f <sub>CPU</sub> /128 0.0625	f <sub>CPU</sub> /4 2	MHz
1/t <sub>c(SCK)</sub>	of Felock frequency	Slave f <sub>CPU</sub> =8MHz	0	f <sub>CPU</sub> /2 4	IVII IZ
$t_{r(SCK)} \ t_{f(SCK)}$	SPI clock rise and fall time		see I/O p	oort pin de	scription
t <sub>su(SS)</sub>	SS setup time	Slave	120		
t <sub>h(SS)</sub>	SS hold time	Slave	120		
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master Slave	100 90		
t <sub>su(MI)</sub> t <sub>su(SI)</sub>	Data input setup time	Master Slave	100 100		
t <sub>h(MI)</sub>	Data input hold time	Master Slave	100 100		ns
t <sub>a(SO)</sub>	Data output access time	Slave	0	120	
t <sub>dis(SO)</sub>	Data output disable time	Slave		240	
t <sub>v(SO)</sub>	Data output valid time	Slave (after enable edge)		90	
t <sub>h(SO)</sub>	Data output hold time	Slave (alter enable edge)	0		
t <sub>v(MO)</sub>	Data output valid time	Master (before capture edge)	0.25		tonu
t <sub>h(MO)</sub>	Data output hold time	master (before capture edge)	0.25	-	t <sub>CPU</sub>

Figure 110. SPI Slave Timing Diagram with CPHA=0<sup>3)</sup>



- 1. Data based on design simulation and/or characterisation results, not tested in production.
- 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.
- 3. Measurement points are done at CMOS levels: 0.3xV<sub>DD</sub> and 0.7xV<sub>DD</sub>.

### **COMMUNICATION INTERFACE CHARACTERISTICS** (Cont'd)

Figure 111. SPI Slave Timing Diagram with CPHA=11)





Figure 112. SPI Master Timing Diagram 1)



- 1. Measurement points are done at CMOS levels:  $0.3xV_{DD}$  and  $0.7xV_{DD}$ .
- 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.

# **COMMUNICATIONS INTERFACE CHARACTERISTICS** (Cont'd)

#### 12.11.2 CAN - Controller Area Network Interface

Subject to general operating condition for  $V_{DD}$ ,  $f_{O-SC}$ , and  $T_A$  unless otherwise specified. Refer to I/O port characteristics for more details on

the input/output alternate function characteristics (CANTX and CANRX).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>p(RX:TX)</sub>	CAN controller propagation time <sup>1)</sup>				60	ns

#### Notes:

1. Data based on simulation results, not tested in production

#### **COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)**


# 12.11.3 I<sup>2</sup>C - Inter IC Control Interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDAI and SCLI). The ST7 I<sup>2</sup>C interface meets the requirements of the Standard I<sup>2</sup>C communication protocol described in the following table.

Cumbal	Dozomatov	Standard	mode I <sup>2</sup> C	Fast mo	ode I <sup>2</sup> C	Unit
Symbol	Parameter	Min <sup>1)</sup>	Max 1)	Min <sup>1)</sup>	Max 1)	Unit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		6
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μS
t <sub>su(SDA)</sub>	SDA setup time	250		100		
t <sub>h(SDA)</sub>	SDA data hold time	0 3)		0 <sup>2)</sup>	900 <sup>3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20+0.1C <sub>b</sub>	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300	20+0.1C <sub>b</sub>	300	
t <sub>h(STA)</sub>	START condition hold time	4.0		0.6		116
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7		0.6		μs
t <sub>su(STO)</sub>	STOP condition setup time	4.0		0.6		ns
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7		1.3	_	ms
C <sub>b</sub>	Capacitive load for each bus line		400		400	pF

Figure 113. Typical Application with I<sup>2</sup>C Bus and Timing Diagram <sup>4)</sup>



- 1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.
- 2. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
- The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of SCL signal.
- 4. Measurement points are done at CMOS levels: 0.3xV<sub>DD</sub> and 0.7xV<sub>DD</sub>.

#### 12.12 10-BIT ADC CHARACTERISTICS

Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>1)</sup>	Max	Unit
f <sub>ADC</sub>	ADC clock frequency		0.4		2	MHz
V <sub>AREF</sub>	Analog reference voltage <sup>2)</sup>	0.7*V <sub>DD</sub> ≤V <sub>AREF</sub> ≤V <sub>DD</sub>	3.8		5.5	V
V <sub>AIN</sub>	Conversion voltage range 3)		$V_{SSA}$		$V_{AREF}$	V
1	Input leakage current	-40°C≤T <sub>A</sub> ≤85°C range			±250	nA
IL	for analog input	Other T <sub>A</sub> ranges			±1	μΑ
R <sub>AIN</sub>	External input impedance				see	kΩ
C <sub>AIN</sub>	External capacitor on analog input				Figure 114 and	pF
f <sub>AIN</sub>	Variation freq. of analog input signal				Figure 115 <sup>3)4)5)</sup>	Hz
C <sub>ADC</sub>	Internal sample and hold capacitor			12		pF
t <sub>STAB</sub>	Stabilization time after ADC enable		0 <sup>5)</sup>		c	
	Conversion time (Sample+Hold)	f <sub>CPU</sub> =8MHz, SPEED=0		7.5		μS
t <sub>ADC</sub>	<ul><li>No of sample capacitor loading cycles</li><li>No. of Hold conversion cycles</li></ul>	f <sub>ADC</sub> =2MHz	4 11		1/f <sub>ADC</sub>	

Figure 114. R<sub>AIN</sub> max. vs f<sub>ADC</sub> with C<sub>AIN</sub>=0pF<sup>4)</sup>




Figure 115. Recommended CAIN & RAIN values.





Figure 116. Typical A/D Converter Application



- 1. Unless otherwise specified, typical data are based on  $T_A=25^{\circ}C$  and  $V_{DD}-V_{SS}=5V$ . They are given only as design guidelines and are not tested.
- 2. When  $V_{DDA}$  and  $V_{SSA}$  pins are not available on the pinout, the ADC refers to  $V_{DD}$  and  $V_{SS}$ .
- 3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than  $10k\Omega$ ). Data based on characterization results, not tested in production.
- 4. C<sub>PARASITIC</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high C<sub>PARASITIC</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced. 5. This graph shows that depending on the input signal variation (f<sub>AIN</sub>), C<sub>AIN</sub> can be increased for stabilization time and
- decreased to allow the use of a larger serial resistor (R<sub>AIN)</sub>.

#### **ADC CHARACTERISTICS** (Cont'd)

# 12.12.1 Analog Power Supply and Reference Pins

Depending on the MCU pin count, the package may feature separate  $V_{AREF}$  and  $V_{SSA}$  analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion. In some packages,  $V_{AREF}$  and  $V_{SSA}$  pins are not available (refer to Table 1). In this case the analog supply and reference pads are internally bonded to the  $V_{DD}$  and  $V_{SS}$  pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see Section 12.12.2 General PCB Design Guidelines).


#### 12.12.2 General PCB Design Guidelines

To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

Use separate digital and analog planes. The analog ground plane should be connected to the

- digital ground plane via a single point on the PCB.
- Filter power to the analog power planes. It is recommended to connect capacitors, with good high frequency characteristics, between the power and ground lines, placing 0.1μF and optionally, if needed 10pF capacitors as close as possible to the ST7 power supply pins and a 1 to 10μF capacitor close to the power source (see Figure 117).
- The analog and digital power supplies should be connected in a star nework. Do not use a resistor, as V<sub>AREF</sub> is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.
- Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.





#### 10-BIT ADC CHARACTERISTICS (Cont'd)

#### 12.12.3 ADC Accuracy

Conditions: V<sub>DD</sub>=5V

Symbol	Parameter	Conditions	Тур	Max	Unit
E <sub>T</sub>	Total unadjusted error <sup>1)</sup>		4		
E <sub>O</sub>	Offset error 1)		3	3.5 <sup>2)</sup>	
E <sub>G</sub>	Gain Error 1)		-0.5	-2 <sup>2)</sup>	LSB
E <sub>D</sub>	Differential linearity error 1)	CPU in run mode @ f <sub>ADC</sub> 2 MHz.	1.5	4.5 <sup>2)</sup>	
E <sub>L</sub>	Integral linearity error 1)	CPU in run mode @ f <sub>ADC</sub> 2 MHz.	1.5	4.5 <sup>2)</sup>	


#### Notes:

1. Injecting negative current on any of the analog input pins significantly reduces the accuracy of any conversion being performed on any analog input.

Analog pins can be protected against negative injection by adding a Schottky diode (pin to ground). Injecting negative current on digital input pins degrades ADC accuracy especially if performed on a pin close to the analog input pins. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 12.8 does not affect the ADC accuracy.

2. Data based on characterization results, monitored in production.

Figure 118. ADC Accuracy Characteristics



# 13 PACKAGE CHARACTERISTICS

#### 13.1 PACKAGE MECHANICAL DATA

Figure 119. 80-Pin Thin Quad Flat Package






Figure 120. 64-Pin Thin Quad Flat Package



## PACKAGE MECHANICAL DATA (Cont'd)

Figure 121. 64-Pin Thin Quad Flat Package



#### 13.2 THERMAL CHARACTERISTICS

Symbol	Symbol Ratings		Unit
R <sub>thJA</sub>	Package thermal resistance (junction to ambient)  TQFP80 14x14  TQFP64 14x14  TQFP64 10x10	55 47 50	°C/W
$P_{D}$	Power dissipation 1)	500	mW
T <sub>Jmax</sub>	Maximum junction temperature <sup>2)</sup>	150	°C

- 1. The power dissipation is obtained from the formula  $P_D = P_{INT} + P_{PORT}$  where  $P_{INT}$  is the chip internal power ( $I_{DD}xV_{DD}$ ) and  $P_{PORT}$  is the port power dissipation determined by the user.
- 2. The average chip-junction temperature can be obtained from the formula  $T_J = T_A + P_D x$  RthJA.

#### 13.3 SOLDERING AND GLUEABILITY INFORMATION

Recommended soldering information given only as design guidelines.

Figure 122. Recommended Wave Soldering Profile (with 37% Sn and 63% Pb)





Figure 123. Recommended Reflow Soldering Oven Profile (MID JEDEC)



Recommended glue for SMD plastic packages dedicated to molding compound with silicone:

■ Heraeus: PD945, PD955

Loctite: 3615, 3298

#### 14 ST72521 DEVICE CONFIGURATION AND ORDERING INFORMATION

Each device is available for production in user programmable versions (FLASH) as well as in factory coded versions (ROM/FASTROM).

ST72521 devices are ROM versions. ST72P521 devices are Factory Advanced Service Technique ROM (FASTROM) versions: they are factory-programmed HDFlash devices. FLASH devices are

shipped to customers with a default content, while ROM/FASTROM factory coded parts contain the code supplied by the customer. This implies that FLASH devices have to be configured by the customer using the Option Bytes while the ROM/FASTROM devices are factory-configured.

#### 14.1 FLASH OPTION BYTES

			STATI	С ОРТ	ION B	YTE 0					STAT	IC OP	TION B	YTE 1		
	7							0	7							0
	WI	OG	SS	٧	D	rved	G0	۳_ -	G1	тс	osc.	TYPE	OS	CRAN	GE	OFF
	HALT	MS	SS	1	0	Rese	PKG0	FMP	PK	RS.	1	0	2	1	0	PLL(
Default	1	1	1	0	0	1	1	1	1	1	1	0	1	1	1	1

The option bytes allow the hardware configuration of the microcontroller to be selected. They have no address in the memory map and can be accessed only in programming mode (for example using a standard ST7 programming tool). The default content of the FLASH is fixed to FFh. To program the FLASH devices directly using ICP, FLASH devices are shipped to customers with the internal RC clock source. In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see option list).

#### **OPTION BYTE 0**

OPT7= **WDG HALT** *Watchdog and HALT mode* This option bit determines if a RESET is generated when entering HALT mode while the Watchdog is active.

- 0: No Reset generation when entering Halt mode
- 1: Reset generation when entering Halt mode

OPT6= **WDG SW** *Hardware or software watchdog* This option bit selects the watchdog type.

- 0: Hardware (watchdog always enabled)
- 1: Software (watchdog to be enabled by software)

OPT5 = **CSS** Clock security system on/off

This option bit enables or disables the clock security system function (CSS) which includes the clock filter and the backup safe oscillator.

0: CSS enabled

1: CSS disabled

**Caution:** The CSS function is not guaranteed.Refer to Section 15.

### OPT4:3= **VD[1:0]** Voltage detection

These option bits enable the voltage detection block (LVD, and AVD) with a selected threshold for the LVD and AVD (EVD+AVD).

Selected Low Voltage Detector	VD1	VD0
LVD and AVD Off	1	1
Lowest Threshold: (V <sub>DD</sub> ~3V)	1	0
Med. Threshold (V <sub>DD</sub> ~3.5V)	0	1
Highest Threshold (V <sub>DD</sub> ~4V)	0	0

**Caution:** If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed. For details on the AVD and LVD threshold levels refer to Section 12.3.2 on page 165

#### ST72521 DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

OPT2 = Reserved, must be kept at default value.

OPT1= **PKG0** Package selection bit 0 This option bit is used to select the package (see table in PKG1 option bit description).

OPT0= FMP\_R Flash memory read-out protection This option indicates if the user flash memory is protected against read-out piracy. This protection is based on a read and write protection of the memory in test modes and ICP mode. Erasing the option bytes when the FMP\_R option is selected causes the whole user memory to be erased first, and the device can be reprogrammed. Refer to Section 4.3.1 and the ST7 Flash Programming Reference Manual for more details.

**Note:** Readout protection is not supported if LVD is enabled.

0: Read-out protection enabled

1: Read-out protection disabled

#### **OPTION BYTE 1**

OPT7= **PKG1** Package selection bit 1 This option bit, with the PKG0 bit, selects the package.

Version	Selected Package	PKG 1	PKG 0
М	TQFP80	1	1
(A)R	TQFP64	1	0

**Note:** On the chip, each I/O port has 8 pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.

OPT6 = **RSTC** RESET clock cycle selection This option bit selects the number of CPU cycles applied during the RESET phase and when exiting HALT mode. For resonator oscillators, it is advised to select 4096 due to the long crystal stabilization time.

0: Reset phase with 4096 CPU cycles 1: Reset phase with 256 CPU cycles

OPT5:4 = **OSCTYPE[1:0]** Oscillator Type
These option bits select the ST7 main clock source type.

Clock Source	osc <sup>-</sup>	ТҮРЕ
Clock Source	1	0
Resonator Oscillator	0	0
Reserved	0	1
Internal RC Oscillator	1	0
External Source	1	1

OPT3:1 = **OSCRANGE[2:0]** Oscillator range When the resonator oscillator type is selected, these option bits select the resonator oscillator current source corresponding to the frequency range of the used resonator. Otherwise, these bits are used to select the normal operating frequency range.

Typ. Freq. Range		0	SCRANG	E
		2	1	0
LP	1~2MHz	0	0	0
MP	2~4MHz	0	0	1
MS	4~8MHz	0	1	0
HS	8~16MHz	0	1	1

OPT0 = **PLLOFF** *PLL* activation

This option bit activates the PLL which allows multiplication by two of the main input clock frequency. The PLL must not be used with the internal RC oscillator or with external clock source. The PLL is guaranteed only with an input frequency between 2 and 4MHz.

0: PLL x2 enabled

1: PLL x2 disabled

**CAUTION**: the PLL can be enabled only if the "OSC RANGE" (OPT3:1) bits are configured to "MP - 2~4MHz". Otherwise, the device functionality is not guaranteed.

#### ST72521 DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

#### 14.2 DEVICE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE

Customer code is made up of the ROM/FAS-TROM contents and the list of the selected options (if any). The ROM/FASTROM contents are to be sent on diskette, or by electronic means, with the S19 hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed OPTION LIST appended.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Figure 124. ROM Factory Coded Device Types




Table 28. Orderable Flash Device Types

Part Number	Version	Package	Flash Memory (Kbytes)	Temp. Range	
ST72F521AR6TC		TQFP64 10 x 10	32		
ST72F521AR9TC		197704 10 X 10	60		
ST72F521R6TC	Automotive	TQFP64 14 x 14	32	-40°C +125°C	
ST72F521R9TC		10110414714	60		
ST72F521M9TC		TQFP80	60		
ST72F521AR6T6		TQFP64 10 x 10	32		
ST72F521AR9T6		10170410 10	60		
ST72F521R6T6	Standard	TQFP64 14 x 14	32	-40°C +85°C	
ST72F521R9T6	ST72F521R9T6		60		
ST72F521M9T6		TQFP80	60		

#### 14.2.1 Version-Specific Sales Conditions

To satisfy the different customer requirements and to ensure that ST Standard Microcontrollers will consistently meet or exceed the expectations of each Market Segment, the Codification System for Standard Microcontrollers clearly distinguishes products intended for use in automotive environments, from products intended for use in non-automotive environments.

It is the responsibility of the Customer to select the appropriate product for his application.

# ST72521 DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

		ST72521 MICROCONTRO	
Customer: Address:			
Address.			
Contact:			
Phone No:			
		gned by STMicroelectronic	CS.
ROM code n	nust be sent in .S	19 formatHex extension	cannot be processed.
		ckage (check only one opt	
ROM DEVIC	DE:	60K	
TQ	FP80:	[] ST72521M9	T .
TQI	FP64 14x14:	[]ST72521M9 []ST72521R9 []ST72521AR9	[]ST72521R6
TQI	FP64 10x10:	[] ST72521AR9	[] ST72521AR6
DIE FORM:		60K	32K
			1
64-	pin:   pin:	[ ]	i ti
_	g (check only one		
	Packaged	Product	Die Product (dice tested at 25°C only)
[] Tape &	Reel [] Tra	ay	[]Tape & Reel
		ļ	[] Inked wafer
		I	Sawn wafer on sticky foil
			ease refer to datasheet for specific sales conditions:
Standard	d    Automoti	ve    Temp. Ran	<u>ge</u>
[]	1	0°C to +70°C	
[]	ļ	-10°C to +85°C	
[]	[]	-40°C to +85°C	
	[]	-40°C to +105°C   -40°C to +125°C	
- '-! N4or'	[]	•	
	king: [] N	·	" (40 - Law man)
	characters are lett	lo ers, digits, '.', '-', '/' and spa	] Yes " " (10 char. max) aces only.
Clock Source	characters are lett e Selection:	ers, digits, '.', '-', '/' and spa	aces only.
Clock Source	characters are lett	ers, digits, '.', '-', '/' and spa [] LP: Low power reson	nator (1 to 2 MHz)
Clock Sourc	characters are lett e Selection:	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power r	nator (1 to 2 MHz) resonator (2 to 4 MHz)
Clock Sourc	characters are lett e Selection: [] Resonator:	ers, digits, '.', '-', '/' and spa [] LP: Low power reson	nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz)
Clock Sourc	characters are lett e Selection: [] Resonator: [] Internal RC <sup>1</sup>	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power re [] MS: Medium speed reso [] HS: High speed reso	nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz)
PLL <sup>2</sup>	characters are lett e Selection: [] Resonator:	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power re [] MS: Medium speed reso [] HS: High speed reso	nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz)
PLL <sup>2</sup>	characters are lett e Selection: [] Resonator: [] Internal RC <sup>1</sup>	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power re [] MS: Medium speed reson [] HS: High speed reson	nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz) renator (8 to 16 MHz)
PLL <sup>2</sup> CSS <sup>4</sup>	characters are lett e Selection: [] Resonator: [] Internal RC <sup>1</sup>	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power re [] MS: Medium speed re [] HS: High speed reson k [] Disabled [] Disabled	nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz) renator (8 to 16 MHz)
PLL <sup>2</sup> CSS <sup>4</sup> LVD Reset Reset Delay	characters are lette Selection: [] Resonator:  [] Internal RC <sup>1</sup> [] External Clock  [] Disabled	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power re [] MS: Medium speed reson [] HS: High speed reson k [] Disabled [] Disabled [] High threshold [] [] 256 Cycles [] 40	aces only.  nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz) resonator (8 to 16 MHz)  [] Enabled [] Enabled [] Enabled  [Med. threshold <sup>5</sup> [] Low threshold <sup>5</sup>
PLL <sup>2</sup> CSS <sup>4</sup> LVD Reset Reset Delay Watchdog Se	characters are lette Selection:  [] Resonator:  [] Internal RC <sup>1</sup> [] External Clock  [] Disabled  election:	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power re [] MS: Medium speed re [] HS: High speed reson k [] Disabled [] Disabled [] High threshold []	aces only.  nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz) resonator (8 to 16 MHz)  [] Enabled [] Enabled [] Enabled
PLL <sup>2</sup> CSS <sup>4</sup> LVD Reset Reset Delay Watchdog Se Halt when W	characters are lette Selection: [] Resonator:  [] Internal RC <sup>1</sup> [] External Clock  [] Disabled  election: /atchdog on:	ers, digits, '.', '-', '/' and spa [] LP: Low power reson [] MP: Medium power re [] MS: Medium speed reson [] HS: High speed reson k [] Disabled [] Disabled [] High threshold [] [] 256 Cycles [] 40 [] Software Activation	aces only.  nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz) resonator (8 to 16 MHz)  [] Enabled [] Enabled [] Enabled  [Med. threshold <sup>5</sup> [] Low threshold <sup>5</sup> 196 Cycles [] Hardware Activation
Clock Source PLL <sup>2</sup> CSS <sup>4</sup> LVD Reset Reset Delay Watchdog Se Halt when W Readout Pro	characters are lette Selection:  [] Resonator:  [] Internal RC <sup>1</sup> [] External Clock  [] Disabled  election: /atchdog on: otection <sup>3</sup> :	ers, digits, '.', '-', '/' and spanners, and spanners, '.', '-', '/' and spanners, and spanners, '.', '-', '/' and spanners, '.', '-', '', '' and spanners, '.', '-', '', '''  '', '', '', '', '', '',	aces only.  nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz) resonator (8 to 16 MHz)  [] Enabled [] Enabled [] Enabled  [Med. threshold <sup>5</sup> [] Low threshold <sup>5</sup> 196 Cycles  [] Hardware Activation [] No reset
PLL <sup>2</sup> CSS <sup>4</sup> LVD Reset Reset Delay Watchdog Se Halt when W Readout Pro Date	characters are lette Selection: [] Resonator:  [] Internal RC <sup>1</sup> [] External Clock  [] Disabled  election: /atchdog on: otection <sup>3</sup> :	ers, digits, '.', '-', '/' and spanners, digits, '.', '-', '/' and spanners, large of the control of the contro	aces only.  nator (1 to 2 MHz) resonator (2 to 4 MHz) resonator (4 to 8 MHz) resonator (8 to 16 MHz)  [] Enabled [] Enabled [] Enabled  [] Med. threshold <sup>5</sup> [] Low threshold <sup>5</sup> [] Hardware Activation [] No reset  [] Enabled

#### **DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)**

#### 14.3 DEVELOPMENT TOOLS

STMicroelectronics offers a range of hardware and software development tools for the ST7 microcontroller family. Full details of tools available for the ST7 from third party manufacturers can be obtain from the STMicroelectronics Internet site:

→ http//mcu.st.com.

Tools from these manufacturers include C compliers, emulators and gang programmers.

#### ST Emulators

The emulator is delivered with everything (probes, TEB, adapters etc.) needed to start emulating the devices. To configure the emulator to emulate different ST7 subfamily devices, the active probe for the ST7 EMU3 can be changed and the ST7EMU3 probe is designed for easy interchange of TEBs (Target Emulation Board). See Table 29 for more details.

#### 14.3.1 Socket and **Emulator** Adapter Information

For information on the type of socket that is supplied with the emulator, refer to the suggested list of sockets in Table 30.

**Note:** Before designing the board layout, it is recommended to check the overall dimensions of the socket as they may be greater than the dimensions of the device.

For footprint and other mechanical information about these sockets and adapters, refer to the manufacturer's datasheet (www.yamaichi.de for TQFP64 10 x 10 and TQFP80 14 x 14 and www.cabgmbh.com for TQFP64 14 x 14,)

Table 29. STMicroelectronics Development Tools

Supported Products	ST7 Evaluation Board	ST7 Emulator	Active Probe & T.E.B.	ST7 Programming Board
ST72521(A)R, ST72F521(A)R ST72521M, ST72F521M	ST7MDT2-TRAIN/ EU ST7MDT2- TRAIN/US ST7MDT2-TRAIN/ UK ST7CAN- DEMO	ST7MDT20M- EMU3	ST7MDT20M- TEB	ST7MDT20M-EPB/EU ST7MDT20M-EPB/US ST7MDT20M-EPB/UK

Table 30. Suggested List of Socket Types

Device	Socket (supplied with ST7MDT20M- EMU3)	Emulator Adapter (supplied with ST7MDT20M-EMU3)
TQFP64 14 x14	CAB 3303262	CAB 3303351
TQFP64 10 x10	YAMAICHI IC149-064-*75-*5	YAMAICHI ICP-064-6
TQFP80 14 X 14	YAMAICHI IC149-080-*51-*5	YAMAICHI ICP-080-7

<sup>1.</sup> Flash Programming interface for FLASH devices.

# **14.4 ST7 APPLICATION NOTES**

IDENTIFICATION	DESCRIPTION
<b>EXAMPLE DRIVER</b>	S
AN 969	SCI COMMUNICATION BETWEEN ST7 AND PC
AN 970	SPI COMMUNICATION BETWEEN ST7 AND EEPROM
AN 971	I <sup>2</sup> C COMMUNICATING BETWEEN ST7 AND M24CXX EEPROM
AN 972	ST7 SOFTWARE SPI MASTER COMMUNICATION
AN 973	SCI SOFTWARE COMMUNICATION WITH A PC USING ST72251 16-BIT TIMER
AN 974	REAL TIME CLOCK WITH ST7 TIMER OUTPUT COMPARE
AN 976	DRIVING A BUZZER THROUGH ST7 TIMER PWM FUNCTION
AN 979	DRIVING AN ANALOG KEYBOARD WITH THE ST7 ADC
AN 980	ST7 KEYPAD DECODING TECHNIQUES, IMPLEMENTING WAKE-UP ON KEYSTROKE
AN1017	USING THE ST7 UNIVERSAL SERIAL BUS MICROCONTROLLER
AN1041	USING ST7 PWM SIGNAL TO GENERATE ANALOG OUTPUT (SINUSOID)
AN1042	ST7 ROUTINE FOR I2C SLAVE MODE MANAGEMENT
AN1044	MULTIPLE INTERRUPT SOURCES MANAGEMENT FOR ST7 MCUS
AN1045	ST7 S/W IMPLEMENTATION OF I <sup>2</sup> C BUS MASTER
AN1046	UART EMULATION SOFTWARE
AN1047	MANAGING RECEPTION ERRORS WITH THE ST7 SCI PERIPHERALS
AN1048	ST7 SOFTWARE LCD DRIVER
AN1078	PWM DUTY CYCLE SWITCH IMPLEMENTING TRUE 0% & 100% DUTY CYCLE
AN1082	DESCRIPTION OF THE ST72141 MOTOR CONTROL PERIPHERAL REGISTERS
AN1083	ST72141 BLDC MOTOR CONTROL SOFTWARE AND FLOWCHART EXAMPLE
AN1105	ST7 PCAN PERIPHERAL DRIVER
AN1129	PERMANENT MAGNET DC MOTOR DRIVE.
AN1130	AN INTRODUCTION TO SENSORLESS BRUSHLESS DC MOTOR DRIVE APPLICATIONS WITH THE ST72141
AN1148	USING THE ST7263 FOR DESIGNING A USB MOUSE
AN1149	HANDLING SUSPEND MODE ON A USB MOUSE
AN1180	USING THE ST7263 KIT TO IMPLEMENT A USB GAME PAD
AN1276	BLDC MOTOR START ROUTINE FOR THE ST72141 MICROCONTROLLER
AN1321	USING THE ST72141 MOTOR CONTROL MCU IN SENSOR MODE
AN1325	USING THE ST7 USB LOW-SPEED FIRMWARE V4.X
AN1445	USING THE ST7 SPI TO EMULATE A 16-BIT SLAVE
AN1475	DEVELOPING AN ST7265X MASS STORAGE APPLICATION
AN1504	STARTING A PWM SIGNAL DIRECTLY AT HIGH LEVEL USING THE ST7 16-BIT TIMER
PRODUCT EVALUA	ATION
AN 910	PERFORMANCE BENCHMARKING
AN 990	ST7 BENEFITS VERSUS INDUSTRY STANDARD
AN1077	OVERVIEW OF ENHANCED CAN CONTROLLERS FOR ST7 AND ST9 MCUS
AN1086	U435 CAN-DO SOLUTIONS FOR CAR MULTIPLEXING
AN1150	BENCHMARK ST72 VS PC16
AN1151	PERFORMANCE COMPARISON BETWEEN ST72254 & PC16F876
AN1278	LIN (LOCAL INTERCONNECT NETWORK) SOLUTIONS
PRODUCT MIGRAT	ı '
AN1131	MIGRATING APPLICATIONS FROM ST72511/311/214/124 TO ST72521/321/324
AN1322	MIGRATING AN APPLICATION FROM ST7263 REV.B TO ST7263B
AN1365	GUIDELINES FOR MIGRATING ST72C254 APPLICATION TO ST72F264
PRODUCT OPTIMIZ	ZATION

IDENTIFICATION	DESCRIPTION
AN 982	USING ST7 WITH CERAMIC RESONATOR
AN1014	HOW TO MINIMIZE THE ST7 POWER CONSUMPTION
AN1015	SOFTWARE TECHNIQUES FOR IMPROVING MICROCONTROLLER EMC PERFORMANCE
AN1040	MONITORING THE VBUS SIGNAL FOR USB SELF-POWERED DEVICES
AN1070	ST7 CHECKSUM SELF-CHECKING CAPABILITY
AN1324	CALIBRATING THE RC OSCILLATOR OF THE ST7FLITE0 MCU USING THE MAINS
AN1477	EMULATED DATA EEPROM WITH XFLASH MEMORY
AN1502	EMULATED DATA EEPROM WITH ST7 HDFLASH MEMORY
AN1529	EXTENDING THE CURRENT & VOLTAGE CAPABILITY ON THE ST7265 VDDF SUPPLY
AN1530	ACCURATE TIMEBASE FOR LOW-COST ST7 APPLICATIONS WITH INTERNAL RC OSCIL- LATOR
PROGRAMMING A	ND TOOLS
AN 978	KEY FEATURES OF THE STVD7 ST7 VISUAL DEBUG PACKAGE
AN 983	KEY FEATURES OF THE COSMIC ST7 C-COMPILER PACKAGE
AN 985	EXECUTING CODE IN ST7 RAM
AN 986	USING THE INDIRECT ADDRESSING MODE WITH ST7
AN 987	ST7 SERIAL TEST CONTROLLER PROGRAMMING
AN 988	STARTING WITH ST7 ASSEMBLY TOOL CHAIN
AN 989	GETTING STARTED WITH THE ST7 HIWARE C TOOLCHAIN
AN1039	ST7 MATH UTILITY ROUTINES
AN1064	WRITING OPTIMIZED HIWARE C LANGUAGE FOR ST7
AN1071	HALF DUPLEX USB-TO-SERIAL BRIDGE USING THE ST72611 USB MICROCONTROLLER
AN1106	TRANSLATING ASSEMBLY CODE FROM HC05 TO ST7
AN1179	PROGRAMMING ST7 FLASH MICROCONTROLLERS IN REMOTE ISP MODE (IN-SITU PRO-GRAMMING)
AN1446	USING THE ST72521 EMULATOR TO DEBUG A ST72324 TARGET APPLICATION
AN1478	PORTING AN ST7 PANTA PROJECT TO CODEWARRIOR IDE
AN1527	DEVELOPING A USB SMARTCARD READER WITH ST7SCR
AN1575	ON-BOARD PROGRAMMING METHODS FOR XFLASH AND HDFLASH ST7 MCUS

#### 15 IMPORTANT NOTES

#### 15.1 Silicon Identification

This section refers to ST72F521/ST72521 devices shown in Table 31 and Table 32. They are identifiable both by the last letter of the **Trace code** marked on the device package and by the last 3 digits of the **Internal Sales Type** printed on the box label.

Table 31. Flash Device Identification

Part Number	Trace Code marked on device	Internal Sales Type on box label
ST72F521	"xxxxxxxxxQ"	72F521xxxx\$A2
xxxx	(current revision)	72F521xxxx\$U2
ST72F521	"xxxxxxxxxR"	72F521xxxx\$A9
xxxx	********	72F521xxxx\$U9
ST72F521	"xxxxxxxxxX"	72F521xxxx\$U8
xxxx	***********	121 32 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Table 32. ROM Device Identification

Part Number		Internal Sales Type on box label
ST72521x xxx	"xxxxxxxxW"	72521xxxx/xxx\$D5 72521xxxx/xxx\$U5

#### 15.2 ALL FLASH AND ROM DEVICES

#### 15.2.1 External RC option

The External RC clock source option described in previous datasheet revisions is no longer supported and has been removed from this specification.

#### 15.2.2 CSS Function

The Clock Security System function is not guaranteed. The features described in Section 6.4.3 are subject to revision.

#### 15.2.3 Safe Connection of OSC1/OSC2 Pins

The OSC1 and/or OSC2 pins must not be left unconnected otherwise the ST7 main oscillator may start and, in this configuration, could generate an f<sub>OSC</sub> clock frequency in excess of the allowed maximum (>16MHz.), putting the ST7 in an unsafe/undefined state. Refer to Section 6.2 on page 25

#### 15.2.4 Unexpected Reset Fetch

If an interrupt request occurs while a "POP CC" instruction is executed, the interrupt controller does not recognise the source of the interrupt and, by default, passes the RESET vector address to the CPU.

#### Workaround

To solve this issue, a "POP CC" instruction must always be preceded by a "SIM" instruction.

#### 15.2.5 Internal RC Oscillator with LVD

The internal RC can only be used if LVD is enabled.

#### 15.2.6 Read-out protection with LVD

The LVD is not supported if the read-out protection is enabled.

#### 15.2.7 16-bit Timer PWM Mode

In PWM mode, the first PWM pulse is missed after writing the value FFFCh in the OC1R register (OC1HR, OC1LR). It leads to either full or no PWM during a period, depending on the OLVL1 and OLVL2 settings.

# 15.2.8 I/O behaviour during ICC mode entry sequence

#### **Symptom**

In 80-pin devices (Flash), both Port G and H are forced to output push-pull during ICC mode entry sequence. 80-pin ROM devices are not impacted by this issue.

#### **Details**

To enable programming of all flash sectors, the device must leave USER mode and be configured in ICC mode. Once in ICC mode, the ICC protocol enables an ST7 microcontroller to communicate with an external controller (such as a PC). ICC mode is entered by applying 39 pulses on the ICCDATA signal during reset. To enter ICC mode, the device goes through other modes, some modes are critical because the I/Os PG[7:0] and PH[7:0] are forced to output push-pull.

#### Impact on the Application

The PG and PH I/O ports are forced to output push-pull during three pulses on ICCDATA. In certain circumstances, this behaviour can lead to a short-circuit between the I/O signals and  $V_{DD}$ ,  $V_{SS}$  or an output signal of another application component.

In addition, switching these I/Os to output mode can cause the application to leave reset state, disturbing the ICC communication and preventing the user from programming the flash.

#### 15.2.9 CAN Cell Limitations

Limitation <sup>1</sup>	ST72F521 Rev "R" & "Q" (Flash)	ST72F521 "S" (Flash) & ST72521 "W" (ROM)
Omitted SOF bit	Х	Х
CPU write access (more than one cycle) corrupts CAN frame	х	х
Unexpected Mes- sage transmission	x <sup>2</sup>	x <sup>3</sup>
Bus Off State Not Entered		х
WKPS Functionality	x <sup>4</sup>	

x=limitation present

<sup>&</sup>lt;sup>1</sup>For details see Section 10.8.5 on page 144

<sup>&</sup>lt;sup>2</sup>Software workaround possible using modified WKPS bit.

<sup>&</sup>lt;sup>3</sup>No software workaround possible. WKPS bit not modified.

<sup>&</sup>lt;sup>4</sup>Functionality modified for Unexpected Message Transmission workaround.

#### 15.3 FLASH REV "S" AND ROM REV "W"

#### 15.3.1 External clock source with PLL

External clock source is not supported with the PLL enabled.


#### 15.3.2 LVD Startup behaviour

When the LVD is enabled, the MCU reaches its authorized operating voltage from a reset state. However, in some devices, the reset state is released when VDD is approximately between 0.8V and 1.5V. As a consequence, the I/Os may toggle when VDD is within this window.

This may be an issue especially for applications where the MCU drives power components.

Because Flash write access is impossible within this window, the Flash memory contents will not be corrupted.

Figure 125. LVD Startup Behaviour



#### 15.3.3 I/O Port D Configuration

When using an external quartz crystal or ceramic resonator, the f<sub>OSC2</sub> clock may be disturbed because the device goes into reserved mode controlled by Port D.

This happens with either one of the following configurations:

 PD[3:1]=010 while CSS and PLL options are both disabled and PD4 is toggling PD[4:1]=1010 while CSS or PLL options are enabled

This is detailed in the following table:

css	PLL	PD[3:1]	PD4	Clock Disturbance
OFF	OFF	010	Tog- gling	Max. 2 clock cy- cles lost at each rising or falling edge of PD4
Х	ON			Max. 1 clock cy-
ON	х	010	1	cle lost out of every 16

As a consequence, for cycle-accurate operations, these configurations are prohibited in either input or output mode.

#### Workaround:

To avoid this occurring, it is recommended to connect one of these pins to GND (PD2 or PD4) or  $V_{DD}$  (PD1 or PD3).

#### 15.4 FLASH Rev "S" DEVICES ONLY

#### 15.4.1 LVD Operation

Depending on the operating conditions, especially the  $V_{DD}$  ramp up speed and ambient temperature, in some cases the LVD may not start. When this occurs, the MCU may operate outside the guaranteed functional area (see datasheet Figure 76) without being forced into reset state.

In this case, proper use of the watchdog may make it possible to recover through a watchdog reset and allow normal operations to resume.

Consequently, the LVD function is not guaranteed in the current silicon revision. For complete security, an external reset circuit must be added.

**Table 33. Product Evolution Summary** 

Section		Silicon Rev.		
	Limitation	FLASH Devices		ROM Devices
		Previous Rev "S"	Current Revs "R" & "Q"	Current Rev "W"
15.2.1	EXTERNAL RC OPTION	•	•	•
15.2.2	CSS FUNCTION	•	•	•
15.2.3	SAFE CONNECTION OF OSC1/OSC2 PINS	•	•	•
15.2.4	UNEXPECTED RESET FETCH	•	•	•
15.2.5	INTERNAL RC OSCILLATOR WITH LVD	•	•	•
15.2.6	READ-OUT PROTECTION WITH LVD	•	•	•
15.2.7	16-BIT TIMER PWM MODE	•	•	•
15.2.8	I/O BEHAVIOUR DURING ICC MODE ENTRY	•	•	N/A
15.2.9	CAN OMITTED SOF BIT	•	•	•
15.2.9	CAN RECEPTION/TRANSMISSION FRAME CORRUPTION (MULTI CYCLE)	•	•	•
15.2.9	CAN UNEXPECTED MESSAGE TRANSMISSION	•	•	•
15.2.9	CAN BUS-OFF STATE NOT ENTERED	•	0	•
15.3.1	EXTERNAL CLOCK WITH PLL	•	0	•
15.3.2	LVD STARTUP BEHAVIOUR	•	0	•
15.3.3	I/O PORT D CONFIGURATION	•	0	•
15.4.1	LVD OPERATION	•	0	0

**Legend:** Limitation present =  $\bullet$ ; Limitation not present =  $\circ$ .

# **16 SUMMARY OF CHANGES**

Revision	Main Changes	Date	
1.7	Added note to "Read-out Protection" on page 18 LVD not supported if ROP is enabled		
	Added note to "MULTI-OSCILLATOR (MO)" on page 25 External clock source not supported if PLL is enabled	Mar 03	
	Modified "ACTIVE-HALT AND HALT MODES" on page 44: wakeup from active halt by reset or MCC/RTC interrupt only		
	Reset pin I <sub>INJMAX</sub> for changed to 2 mA in Section 12.9.1 and Section 12.2		
	Updated ordering information Section 14.2 on page 201		
	Added "List of CAN Cell Limitations" on page 144		
	Added "IMPORTANT NOTES" on page 206		
1.8	Not issued.		
	Changed document name from ST72521M/R/AR to ST72521		
	Removed External RC option from Section 6.2 on page 25 and throughout document		
	Added Caution 'CSS function is not guaranteed' to Section 6.4 on page 28 and Section 14.1 on page 199		
	Modified description of internal RC oscillator in Section 6.2.		
	Added Caution about disconnecting OSC pins in Section 6.2 on page 25		
	Updated limitations fixed in Rev "R" "List of CAN Cell Limitations" on page 144		
	Moved LVD startup behaviour diagram from Section 12.3.2 on page 165 to Section 15		
4.0	Modified notes in table of Murata resonators in Section 12.5.3	A.,	
1.9	Modified description of V <sub>AREF</sub> /V <sub>SSA</sub> pins in Section 12.12.1 on page 193	August 03	
	Added phrase "can be reprogrammed" in Section 4.3.1 on page 18 and Section 14.1 on page 199		
	Added heading "Related Documentation" on page 20		
	Modified description of TLI (maskable instead of non maskable) in Section 7		
	Added FASTROM information to Section 14 on page 199		
	Added note under VD option bit table in Section 14.1 on page 199		
	Updated option list in Section 14.2		
	Please read carefully the "IMPORTANT NOTES" on page 206		

N	otas	
IV	ores	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com

