


STLVDS105

4-PORT LVDS AND 4-PORT TTL-TO LVDS REPEATERS

- RECEIVER AND DRIVERS MEET OR EXCEED THE REQUIREMENTS OF ANSI EIA/TIA-644 STANDARD: RECEIVERS LOW-VOLTAGE TTL (LVTTL) LEVELS DESIGNED FOR SIGNALING RATES UP TO 630Mbps
- OPERATES FROM A SINGLE 3.3V SUPPLY
- LOW VOLTAGE DIFFERENTIAL SIGNALING WITH TYPICAL OUTPUT VOLTAGE OF 350mV AND A 100Ω LOAD
- PROPAGATION DELAY TIME: 2.2ns (TYP)
- ELECTRICALLY COMPATIBLE WITH LVDS, PECL, LVPECL, LVTTL, LVCOMOS, GTL, BTL, CTT, SSTL, OR HSTL OUTPUTS WITH EXTERNAL NETWORK
- BUS TERMINAL ESD (HBM) EXCEEDS 7KV
- SO AND TSSOP PACKAGING

DESCRIPTION

The STLVDS105 is a differential line receiver and a LVTTL input connected to four differential line drivers that implement the electrical characteristics of low voltage differential signaling, for point to point baseband data transmission over controlled impedance media of approximately 100Ω . The transmission media can be printed-circuit board traces, backplanes, or cable.



LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low noise coupling, and switching speed to transmit data at a speed up to 630Mbps at relatively long distances.


The drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allow extremely precise timing alignment of the signals repeated from the input. The device allows extremely precise timing alignment of the signal repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.

ORDERING CODES

Туре	Temperature Range	Package	Comments
STLVDS105BD	-40 to 85 °C	SO-16 (Tube)	50parts per tube / 20tube per box
STLVDS105BDR	-40 to 85 °C	SO-16 (Tape & Reel)	2500 parts per reel
STLVDS105BTR	-40 to 85 °C	TSSOP16 (Tape & Reel)	2500 parts per reel

STLVDS105


PIN CONFIGURATION



PIN DESCRIPTION

PIN N°	SYMBOL	NAME AND FUNCTION
1, 2, 3, 8	EN1 to EN4	Enable Driver Inputs
6	A	Receiver Input
7	NC	Not Connected
9, 11, 13, 15	1Z to 4Z	Driver Inputs
10, 12, 14, 16	1X to 4X	Driver Inputs
5	GND	Ground
4	V _{CC}	Supply Voltage

FUNCTIONAL DIAGRAM



FUNCTIONAL TABLE

INPUT	ENABLES	ουτι	PUTS
Α	#EN	#Y	#Z
L	Н	L	Н
Н	Н	Н	L
Open	Н	L	Н
Х	L	Z	Z
Х	Х	Z	Z

57

L=Low level, H=High Level, Z= High Impedance

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	Supply Voltage (Note 1)		-0.5 to 4	V
V _R	Voltage Range	Enable Inputs	-0.5 to 6	V
		A, Y or Z	-0.5 to 4	V
ESD	ESD Protection Voltage (HBM)	Y, Z, to GND	7	KV
		All Pins	2	KV
T _{stg}	Storage Temperature Range		-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. Note 1: All voltages except differential I/O bus voltage, are with respect to the network ground terminal.

RECOMMENDED OPERATING CONDITIONS

57

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{IH}	HIGH Level Input Voltage	2.0			V
V _{IL}	LOW Level Input Voltage			0.8	V
V _{ID}	Magnitude Of Differential Input Voltage	0.1		3.6	V
V _{IC}	Common Mode Input Voltage	V _{ID} /2		24- V _{ID} /2	V
				V _{CC} -0.8	
T _A	Operating Temperature Range	-40		85	°C

ELECTRICAL CHARACTERISTICS (T_A = -40 to 85°C, and V_{CC} = 3.3V ±10% over recommended operating conditions unless otherwise noted. All typical values are at T_A = 25°C)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{OD}	Differential Output Voltage Magnitude	$R_L = 100\Omega$ $V_{ID} = \pm 100mV$	247	340	454	mV
$\Delta V_{OD} $	Change in Differential Output Voltage Magnitude Between Logic State		-50		50	mV
$\Delta V_{OC(SS)}$	Change in Steady-state Common Mode Output Voltage Between Logic State		-50		50	mV
V _{OC(SS)}	Steady-state Common Mode Output Voltage		1.125	1.2	1.375	V
V _{OC(PP)}	Peak to Paek Common mode Output Voltage			25	150	mV
I _{CC}	Supply Current	Enabled, $R_L = 100\Omega$		18	28	mA
		Disabled		0.3	1	mA
Ι _{ΙΗ}	High Level Input Current	$V_{IH} = 2V$		7	20	μA
۱ _{IL}	Low Level Input Current	$V_{IL} = 0.8V$		3	10	μΑ
I _{OC}	Short Circuit Output Current	$V_{O(Y)}$ or $V_{O(Z)} = 0V$			± 10	mA
		$V_{OD} = 0$			± 10	mA
I _{OZ}	High Impedance Output Current	V _O = 0 or 2.4V			± 1	μΑ
I _{O(OFF)}	Power OFF Output Current	$V_{CC} = 1.5V$ $V_{O} = 2.4V$		0.3	± 1	μΑ
C _{IN}	Input Capacitance (A or B Inputs)	$V_{I} = 0.4 \sin (4e^{6\pi t}) + 0.5V$		5		pF
CO	Output Capacitance (Y or Z Outputs)	$V_{I} = 0.4 \sin (4e^{6\pi t})+0.5V$, Disabled		9.4		pF

SWITCHING CHARACTERISTICS (T_A = -40 to 85°C, and V_{CC} = 3.3V unless otherwise noted. All typical values are at T_A = 25°C)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{PLH}	Propagation Delay Time, Low to High Output	$R_L = 100\Omega$ $C_L = 10pF$	1.7	2.2	3	ns
t _{PHL}	Propagation Delay Time, High to Low Output		1.7	2.2	3	ns
t _r	Differential Output Signal Rise Time		0.3	0.7	1.2	ns
t _f	Differential Output Signal Fall Time		0.3	0.7	1.2	ns
t _{sk(P)}	Pulse Skew (t _{THL} - t _{TLH})			50	200	ps
t _{sk(O)}	Channel-to-channel Output Skew (note1)			30	100	ps
t _{sk(pp)}	Part to part Skew (note2)				1.5	ns
t _{PZH}	Propagation Delay Time, High Impedance to High Level Output			5	15	ns
t _{PZL}	Propagation Delay Time, High Impedance to Low Level Output			5	15	ns
t _{PHZ}	Propagation Delay Time, High Level to High Impedance Output			4	15	ns
t _{PLZ}	Propagation Delay Time, Low Level to High Impedance Output			5	15	ns

Note 1: $t_{sk(O)}$ is the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all their inputs connected together.

Note 2: $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuit.

TYPICAL PERFORMANCE CHARACTERISTICS (unless otherwise specified $T_i = 25^{\circ}C$)

Figure 1 : Output Current vs Output High Voltage

Figure 3 : High to Low Propagation Delay Time





Figure 2 : Output Current vs Output Low Voltage








Figure 4 : Low to High Propagation Delay Time



57

STLVDS105


DIM.	mm.			inch			
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А			1.75			0.068	
a1	0.1		0.2	0.004		0.008	
a2			1.65			0.064	
b	0.35		0.46	0.013		0.018	
b1	0.19		0.25	0.007		0.010	
С		0.5			0.019		
c1		•	45°	(typ.)	•		
D	9.8		10	0.385		0.393	
E	5.8		6.2	0.228		0.244	
е		1.27			0.050		
e3		8.89			0.350		
F	3.8		4.0	0.149		0.157	
G	4.6		5.3	0.181		0.208	
L	0.5		1.27	0.019		0.050	
М			0.62			0.024	





SO-16 MECHANICAL DATA

DIM.		mm.		inch			
DINI.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А			1.2			0.047	
A1	0.05		0.15	0.002	0.004	0.006	
A2	0.8	1	1.05	0.031	0.039	0.041	
b	0.19		0.30	0.007		0.012	
С	0.09		0.20	0.004		0.0079	
D	4.9	5	5.1	0.193	0.197	0.201	
Е	6.2	6.4	6.6	0.244	0.252	0.260	
E1	4.3	4.4	4.48	0.169	0.173	0.176	
е		0.65 BSC			0.0256 BSC		
К	0°		8°	0°		8°	
L	0.45	0.60	0.75	0.018	0.024	0.030	









0080338D

\$77

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

8/8

