

N-CHANNEL 650V - 1.5Ω - 5A TO-220 Zener-Protected SuperMESH[™]Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	ID	Pw
STP5NK65Z	650 V	< 1.8 Ω	5 A	85 W


- TYPICAL $R_{DS}(on) = 1.5 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- IMPROVED ESD CAPABILITY
- 100% AVALANCHE RATED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY

DESCRIPTION


The SuperMESH[™] series is obtained through an extreme optimization of ST's well established stripbased PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC



INTERNAL SCHEMATIC DIAGRAM



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP5NK65Z	P5NK65Z	TO-220	TUBE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	650	V
V _{DGR}	Drain-gate Voltage (R_{GS} = 20 k Ω)	650	V
V _{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C	5	А
I _D	Drain Current (continuous) at T _C = 100°C	3.1	А
I _{DM} (•)	Drain Current (pulsed)	20	А
P _{TOT}	Total Dissipation at $T_C = 25^{\circ}C$	85	W
	Derating Factor	0.6	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	2000	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
TjOperating Junction TemperatureTstgStorage Temperature		-55 to 150 -55 to 150	0° 0°

(•) Pulse width limited by safe operating area

(1) $I_{SD} \le 5A$, di/dt $\le 100 \ \mu$ A, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$. (*) Limited only by maximum temperature allowed

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.64	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	50	°C/W
TI	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	4.2	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	190	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to souce. In this respect the Zener voltage is appropriate to achieve an efficient and costeffective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

ELECTRICAL CHARACTERISTICS (TCASE =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _(BR) DSS	Drain-source Breakdown Voltage	I _D = 1 mA, V _{GS} = 0	650			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			1 50	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 50 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 2.1 A		1.5	1.8	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 10 V _, I _D = 2.1 A		5		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		680 80 17		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	$V_{GS} = 0V$, $V_{DS} = 0V$ to 480 V		98		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = 325 \; V, \; I_{\text{D}} = 2.1 \; A \\ R_{\text{G}} = 4.7 \Omega \; V_{\text{GS}} = 10 \; V \\ (\text{Resistive Load see, Figure 3}) \end{array}$		20 15		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 520V, I _D = 4.2 A, V _{GS} = 10V		25 4.4 13.7	35	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	$V_{DD} = 325 \text{ V}, \text{ I}_D = 2.1 \text{ A}$ $R_G = 4.7\Omega \text{ V}_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		140 40		ns ns
t _{r(∨off)} t _f t _c	Off-voltage Rise Time Fall Time Cross-over Time	$\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = 520 \ \text{V}, \ I_{\text{D}} = 4.2 \ \text{A}, \\ R_{\text{G}} = 4.7\Omega, \ V_{\text{GS}} = 10 \text{V} \\ (\text{Inductive Load see, Figure 5}) \end{array}$		12 7 15		ns ns ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				5 20	A A
V _{SD} (1)	Forward On Voltage	$I_{SD} = 5 \text{ A}, V_{GS} = 0$			1.6	V
t _{rr} Q _{rr} IRRM	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 4.2 \text{ A}, \text{ di/dt} = 100 \text{A/} \mu \text{s}$ $V_{DD} = 100 \text{V}, \text{ T}_{j} = 150 ^{\circ} \text{C}$ (see test circuit, Figure 5)		375 1.76 10		ns μC Α

Note: 1. Pulsed: Pulse duration = $300 \mu s$, duty cycle 1.5 %.


I used unation = 300 µs, auty cycle 1.5 %.
Pulse width limited by safe operating area.
C_{oss eq} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.




Safe Operating Area




Output Characteristics




Transconductance




Thermal Impedance




Transfer Characteristics




Static Drain-source On Resistance







Normalized Gate Threshold Voltage vs Temp.









Capacitance Variations




Normalized On Resistance vs Temperature



Normalized BVDSS vs Temperature





Maximum Avalanche Energy vs Temperature

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



DIM.		mm			inch	
DINI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151

TO-220 MECHANICAL DATA



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com
