

# STW10NC70Z

# N-CHANNEL 700V - 0.58 Ω - 10.6A TO-247 Zener-Protected PowerMESH<sup>TM</sup>III MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STW10NC70Z	700 V	< 0.75 Ω	10.6 A


- TYPICAL  $R_{DS}(on) = 0.58 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY GATE-TO-SOURCE ZENER DIODES
- 100% AVALANCHE TESTED
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED


#### **DESCRIPTION**

The third generation of MESH OVERLAY™ Power MOSFETs for very high voltage exhibits unsurpassed on-resistance per unit area while integrating back-to-back Zener diodes between gate and source. Such arrangement gives extra ESD capability with higher ruggedness performance as requested by a large variety of single-switch applications.



- SINGLE-ENDED SMPS IN MONITORS,
   COMPUTER AND INDUSTRIAL APPLICATION
- WELDING EQUIPMENT





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	700	V
$V_{DGR}$	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	700	V
V <sub>GS</sub>	Gate- source Voltage	±25	V
I <sub>D</sub>	Drain Current (continuos) at T <sub>C</sub> = 25°C	10.6	А
I <sub>D</sub>	Drain Current (continuos) at T <sub>C</sub> = 100°C	6.7	А
I <sub>DM</sub> (•)	Drain Current (pulsed)	42	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	190	W
	Derating Factor	1.51	W/°C
I <sub>GS</sub>	Gate-source Current (*)	±50	mA
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=15KΩ)	4	KV
dv/dt (1)	Peak Diode Recovery voltage slope	3	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

 $(1)I_{SD} \leq 10.6A, \ di/dt \leq 100A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_j \leq T_{JMAX}.$ 

(\*)Limited only by maximum temperature allowed

Sep 2000 1/8

# STW10NC70Z

# THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.66	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
Rthc-sink	Thermal Resistance Case-sink Typ	0.1	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

# **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	10.6	А
Eas	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	380	mJ

# **ELECTRICAL CHARACTERISTICS** (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	700			V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0		0.8		V/°C
Inno	Zero Gate Voltage	V <sub>DS</sub> = Max Rating			1	μA
I <sub>DSS</sub>	Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			50	μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20V			±10	μA

# ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.3 A		0.58	0.75	Ω
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $V_{GS} = 10V$	10.6			А

# **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_{D} = 5.3A$		13		S
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25V$ , $f = 1$ MHz, $V_{GS} = 0$		3550		pF
Coss	Output Capacitance			250		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			30		pF

# **ELECTRICAL CHARACTERISTICS** (CONTINUED)

# SWITCHING ON (RESISTIVE LOAD)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 350V, I <sub>D</sub> = 5.3A		36		ns
t <sub>r</sub>	Rise Time	$R_G = 4.7\Omega V_{GS} = 10V$ (see test circuit, Figure 3)		12		ns
Qg	Total Gate Charge	$V_{DD} = 560V, I_D = 10.6 A,$		72	100	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 10V$		19		nC
$Q_gd$	Gate-Drain Charge			24		nC

# SWITCHING OFF (INDUCTIVE LOAD)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	V <sub>DD</sub> = 560V, I <sub>D</sub> = 10.6 A,		36		ns
t <sub>f</sub>	Fall Time	$R_G = 4.7\Omega$ , $V_{GS} = 10V$		36		ns
t <sub>c</sub>	Cross-over Time	(see test circuit, Figure 5)		77		ns

#### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current				10.6	Α
I <sub>SDM</sub> (2)	Source-drain Current (pulsed)				42	Α
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 10.6 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> = 10.6 A, di/dt = 100A/µs,		660		ns
$Q_{rr}$	Reverse Recovery Charge	$V_{DD} = 50V, T_j = 150^{\circ}C$		8.7		μC
$I_{RRM}$	Reverse Recovery Current	(see test circuit, Figure 5)		26		Α

#### **GATE-SOURCE ZENER DIODE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	lgs=± 1mA (Open Drain)	25			V
αΤ	Voltage Thermal Coefficient	T=25°C Note(3)		1.3		10 <sup>-4</sup> /°C
Rz	Dynamic Resistance	I <sub>GS</sub> = 50 mA		90		Ω

Note: 1. Pulsed: Pulse duration =  $300 \mu s$ , duty cycle 1.5 %.

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to souce. In this respect the 25V Zener voltage is appropiate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

477


<sup>2.</sup> Pulse width limited by safe operating area.

<sup>3.</sup>  $\Delta V_{BV} = \alpha T (25^{\circ}-T) BV_{GSO}(25^{\circ})$ 


# Safe Operating Area




# Thermal Impedance




# **Output Characteristics**




# **Transfer Characteristics**




# Transconductance




# Static Drain-source On Resistance




# **Gate Charge vs Gate-source Voltage**




# **Capacitance Variations**




# Normalized Gate Threshold Voltage vs Temp. HV01475



# Normalized On Resistance vs Temperature



# **Source-drain Diode Forward Characteristics**



4

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



TO-247	RACI	$\mathbf{C}\mathbf{H}\mathbf{A}$		
111-741		LANA	IVIC.AI	1/414

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.7		5.3	0.185		0.209
D	2.2		2.6	0.087		0.102
E	0.4		0.8	0.016		0.031
F	1		1.4	0.039		0.055
F3	2		2.4	0.079		0.094
F4	3		3.4	0.118		0.134
G		10.9			0.429	
Н	15.3		15.9	0.602		0.626
L	19.7		20.3	0.776		0.779
L3	14.2		14.8	0.559		0.582
L4		34.6			1.362	
L5		5.5			0.217	
М	2		3	0.079		0.118



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com