




STW26NM60

N-CHANNEL 600V - 0.125Ω - 26A TO-247 Zener-Protected MDmesh™ Power MOSFET

| TYPE | V _{DSS} | R _{DS(on)} | I _D |
|-----------|------------------|---------------------|----------------|
| STW26NM60 | 600 V | < 0.135 Ω | 30 A |

- TYPICAL R_{DS(on)} = 0.125Ω
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- IMPROVED ESD CAPABILITY
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE



TO-247


DESCRIPTION

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.

INTERNAL SCHEMATIC DIAGRAM



ORDERING INFORMATION

| SALES TYPE | MARKING | PACKAGE | PACKAGING |
|------------|---------|---------|-----------|
| STW26NM60 | W26NM60 | TO-247 | TUBE |

STW26NM60

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|--------------------|---|------------|---------------------------|
| V_{DS} | Drain-source Voltage ($V_{GS} = 0$) | 600 | V |
| V_{DGR} | Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) | 600 | V |
| V_{GS} | Gate- source Voltage | ± 30 | V |
| I_D | Drain Current (continuous) at $T_C = 25^\circ\text{C}$ | 30 | A |
| I_D | Drain Current (continuous) at $T_C = 100^\circ\text{C}$ | 18.9 | A |
| $I_{DM} (\bullet)$ | Drain Current (pulsed) | 120 | A |
| P_{TOT} | Total Dissipation at $T_C = 25^\circ\text{C}$ | 313 | W |
| | Derating Factor | 2.5 | $\text{W}/^\circ\text{C}$ |
| $V_{ESD(G-S)}$ | Gate source ESD(HBM-C=100pF, R=1.5KΩ) | 6000 | V |
| dv/dt (1) | Peak Diode Recovery voltage slope | 15 | V/ns |
| T_j T_{stg} | Operating Junction Temperature Storage Temperature | -55 to 150 | $^\circ\text{C}$ |

(•) Pulse width limited by safe operating area

(1) $I_{sd} \leq 26\text{A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

THERMAL DATA

| | | | |
|-----------|--|------|---------------------------|
| Rthj-case | Thermal Resistance Junction-case Max | 0.4 | $^\circ\text{C}/\text{W}$ |
| Rthj-amb | Thermal Resistance Junction-ambient Max | 62.5 | $^\circ\text{C}/\text{W}$ |
| T_I | Maximum Lead Temperature For Soldering Purpose | 300 | $^\circ\text{C}$ |

AVALANCHE CHARACTERISTICS

| Symbol | Parameter | Max Value | Unit |
|----------|---|-----------|------|
| I_{AR} | Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max) | 13 | A |
| E_{AS} | Single Pulse Avalanche Energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$) | 740 | mJ |

GATE-SOURCE ZENER DIODE

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|------------|-------------------------------|---|------|------|------|------|
| BV_{GSO} | Gate-Source Breakdown Voltage | $I_{GSS} = \pm 1\text{mA}$ (Open Drain) | 30 | | | V |

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED)
ON/OFF

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|----------------------|---|---|------|-------|-----------|----------|
| V _{(BR)DSS} | Drain-source Breakdown Voltage | I _D = 250 µA, V _{GS} = 0 | 600 | | | V |
| I _{DSS} | Zero Gate Voltage Drain Current (V _{GS} = 0) | V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C | | | 10 100 | µA µA |
| I _{GSS} | Gate-body Leakage Current (V _{DS} = 0) | V _{GS} = ± 20V | | | ±10 | µA |
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} = V _{GS} , I _D = 250µA | 3 | 4 | 5 | V |
| R _{DS(on)} | Static Drain-source On Resistance | V _{GS} = 10V, I _D = 13 A | | 0.125 | 0.135 | Ω |

DYNAMIC

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--|---|---|------|-------------------|------|----------------|
| g _f (1) | Forward Transconductance | V _{DS} = 15 V, I _D = 13 A | | 20 | | S |
| C _{iss} C _{oss} C _{rss} | Input Capacitance Output Capacitance Reverse Transfer Capacitance | V _{DS} = 25V, f = 1 MHz, V _{GS} = 0 | | 2900 900 40 | | pF pF pF |
| | | | | | | |

SWITCHING ON

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--|--|---|------|----------------|------|----------------|
| t _{d(on)} t _r | Turn-on Delay Time Rise Time | V _{DD} = 300V, I _D = 13 A R _G = 4.7Ω V _{GS} = 10 V (Resistive Load see, Figure 3) | | 35 22 | | ns ns |
| Q _g Q _{gs} Q _{gd} | Total Gate Charge Gate-Source Charge Gate-Drain Charge | V _{DD} = 480V, I _D = 26 A, V _{GS} = 10V | | 73 20 37 | 102 | nC nC nC |

SWITCHING OFF

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--|---|--|------|----------------|------|----------------|
| t _{r(Voff)} t _f t _c | Off-voltage Rise Time Fall Time Cross-over Time | V _{DD} = 480V, I _D = 26 A, R _G = 4.7Ω, V _{GS} = 10V (Inductive Load see, Figure 5) | | 14 20 40 | | ns ns ns |


SOURCE DRAIN DIODE

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--|--|--|------|------------------|-----------|---------------|
| I _{SD} I _{SDM} (2) | Source-drain Current Source-drain Current (pulsed) | | | | 26 104 | A A |
| V _{SD} (1) | Forward On Voltage | I _{SD} = 26 A, V _{GS} = 0 | | | 1.5 | V |
| t _{rr} Q _{rr} I _{RRM} | Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current | I _{SD} = 26 A, di/dt = 100A/µs V _{DD} = 100 V, T _j = 25°C (see test circuit, Figure 5) | | 450 7 30.5 | | ns µC A |
| t _{rr} Q _{rr} I _{RRM} | Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current | I _{SD} = 26 A, di/dt = 100A/µs V _{DD} = 100 V, T _j = 150°C (see test circuit, Figure 5) | | 560 9 32.5 | | ns µC A |


Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

STW26NM60


Safe Operating Area For TO-247




Thermal Impedance For TO-247




Output Characteristics




Transfer Characteristics








Transconductance



Static Drain-source On Resistance



**Normalized Gate Threshold Voltage vs Temp.****Normalized On Resistance vs Temperature****Source-drain Diode Forward Characteristics**

STW26NM60

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



TO-247 MECHANICAL DATA

| DIM. | mm. | | | inch | | |
|------|-------|-------|-------|-------|------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 4.85 | | 5.15 | 0.19 | | 0.20 |
| D | 2.20 | | 2.60 | 0.08 | | 0.10 |
| E | 0.40 | | 0.80 | 0.015 | | 0.03 |
| F | 1 | | 1.40 | 0.04 | | 0.05 |
| F1 | | 3 | | | 0.11 | |
| F2 | | 2 | | | 0.07 | |
| F3 | 2 | | 2.40 | 0.07 | | 0.09 |
| F4 | 3 | | 3.40 | 0.11 | | 0.13 |
| G | | 10.90 | | | 0.43 | |
| H | 15.45 | | 15.75 | 0.60 | | 0.62 |
| L | 19.85 | | 20.15 | 0.78 | | 0.79 |
| L1 | 3.70 | | 4.30 | 0.14 | | 0.17 |
| L2 | | 18.50 | | | 0.72 | |
| L3 | 14.20 | | 14.80 | 0.56 | | 0.58 |
| L4 | | 34.60 | | | 1.36 | |
| L5 | | 5.50 | | | 0.21 | |
| M | 2 | | 3 | 0.07 | | 0.11 |
| V | | 5° | | | 5° | |
| V2 | | 60° | | | 60° | |
| Dia | 3.55 | | 3.65 | 0.14 | | 0.143 |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© <http://www.st.com>