

**Precision RESET Controller and 4K I<sup>2</sup>C Memory  
With Both RESET and RESET# Outputs**

3 and 5 Volt Systems

**FEATURES**

- **Precision Supply Voltage Monitor**
  - Dual reset outputs for complex microcontroller systems
  - Integrated memory write lockout
- **Guaranteed RESET (RESET#) assertion to V<sub>CC</sub>=1V**
- **Power-Fail Accuracy Guaranteed**
- **No External Components**
- **3 and 5 Volt system versions**
- **Low Power CMOS**
  - Active current less than 3mA
  - Standby current less than 25µA
- **Memory Internally Organized 512 X 8**
  - Two Wire Serial Interface (I<sup>2</sup>C™)
    - Bidirectional data transfer protocol
    - Standard 100KHz and Fast 400KHz

- **High Reliability**
  - Endurance: 100,000 erase/write cycles
  - Data retention: 100 years
- **8-Pin PDIP or SOIC Packages**


**OVERVIEW**

The S24042 and S24043 are power supervisory devices with 4,096 bits of serial E<sup>2</sup>PROM. They are fabricated using SUMMIT's advanced CMOS E<sup>2</sup>PROM technology and are suitable for both 3 and 5 volt systems.

The memory is internally organized as 512 x 8. It features the I<sup>2</sup>C serial interface and software protocol allowing operation on a simple two-wire bus.

The S24042 provides a precision V<sub>CC</sub> sense circuit and two open drain outputs: one (RESET) drives high and the other (RESET#) drives low whenever V<sub>CC</sub> falls below V<sub>TRIP</sub>. The S24043 is identical to the S24042 with the exception being RESET is not bonded out on pin 7.


**BLOCK DIAGRAM**



2011 T-BD 1.0



## PIN CONFIGURATIONS



### PIN NAMES

SDA	Serial Data I/O
SCL	Serial Clock Input
RESET & RESET#	Reset Output
Vss	Ground
Vcc	Supply Voltage
NC	No Connect

### PIN DESCRIPTIONS

**Serial Clock (SCL)** - The SCL input is used to clock data into and out of the device. In the WRITE mode, data must remain stable while SCL is HIGH. In the READ mode, data is clocked out on the falling edge of SCL.

**Serial Data (SDA)** - The SDA pin is a bidirectional pin used to transfer data into and out of the device. Data may change only when SCL is LOW, except START and STOP conditions. It is an open-drain output and may be wire-ORed with any number of open-drain or open-collector outputs.

**No Connects (NC)** the no connect pins may be left floating or tied to ground. They cannot be tied high.

**RESET # - RESET#** is an active low open drain output. It is driven low whenever  $V_{CC}$  is below  $V_{TRIP}$ . It is also an input and can be used to debounce a switch input or perform signal conditioning. The pin has an internal pull-up and should be left unconnected if the signal is not used in the system. However, when the pin is tied to a system RESET# line an external pull-up resistor should be employed.

**RESET - RESET** is an active high open drain output. It is driven high whenever  $V_{CC}$  is below  $V_{TRIP}$ . RESET is also an input and can be used to debounce a switch input or perform signal conditioning. The RESET pin does have an internal pull-down and should be left unconnected if the signal is not used in the system. However, when the pin is tied to a system reset line an external pull-down resistor should be employed.

### ENDURANCE AND DATA RETENTION

The S24042/43 is designed for applications requiring 100,000 erase/write cycles and unlimited read cycles. It provides 100 years of secure data retention, with or without power applied, after the execution of 100,000 erase/write cycles.



### APPLICATIONS


#### Reset Controller Description

The S24042/43 provides a precision RESET controller that ensures correct system operation during brown-out and power-up/-down conditions. It is configured with two open drain RESET outputs; pin 7 is an active high output and pin 2 is an active low output.

During power-up, the RESET outputs remain active until  $V_{CC}$  reaches the  $V_{TRIP}$  threshold and will continue driving the outputs for approximately 200ms after reaching  $V_{TRIP}$ . The RESET outputs will be valid so long as  $V_{CC}$  is  $> 1.0V$ . During power-down, the RESET outputs will begin driving active when  $V_{CC}$  falls below  $V_{TRIP}$ .

The RESET pins are I/Os; therefore, the S24042/43 can act as a signal conditioning circuit for an externally applied reset. The inputs are edge triggered; that is, the RESET input will initiate a reset timeout after detecting a low to high transition and the RESET# input will initiate a reset timeout after detecting a high to low transition. Refer to the applications Information section for more details on device operation as a reset conditioning circuit.





## CHARACTERISTICS OF THE I<sup>2</sup>C BUS

### General Description

The I<sup>2</sup>C bus was designed for two-way, two-line serial communication between different integrated circuits. The two lines are: a serial data line (SDA), and a serial clock line (SCL). The SDA line must be connected to a positive supply by a pull-up resistor, located somewhere on the bus (See Figure 1). Data transfer between devices may be initiated with a START condition only when SCL and SDA are HIGH (bus is not busy).

### Input Data Protocol

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during clock HIGH time, because changes on the data line while SCL is HIGH will be interpreted as start or stop condition, refer to Figure 10.

### START and STOP Conditions

When both the data and clock lines are HIGH, the bus is said to be not busy. A HIGH-to-LOW transition on the data line, while the clock is HIGH, is defined as the "START" condition. A LOW-to-HIGH transition on the data line, while the clock is HIGH, is defined as the "STOP" condition (See Figure 2).

## DEVICE OPERATION

The S24042/43 is a 4,096-bit serial E<sup>2</sup>PROM. The device supports the I<sup>2</sup>C bidirectional data transmission protocol. The protocol defines any device that sends data onto the bus as a "transmitter" and any device which receives data as a "receiver." The device controlling data transmission is called the "master" and the controlled device is called the "slave." In all cases, the S24042/43 will be a "slave" device, since it never initiates any data transfers.

### Acknowledge (ACK)

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either the master or the slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to ACKnowledge that it received the eight bits of data (See Figure 3).


The S24042/43 will respond with an ACKnowledge after recognition of a START condition and its slave address byte. If both the device and a write operation are selected, the S24042/43 will respond with an ACKnowledge after the receipt of each subsequent 8-bit word.

In the READ mode, the S24042/43 transmits eight bits of data, then releases the SDA line, and monitors the line for an ACKnowledge signal. If an ACKnowledge is detected, and no STOP condition is generated by the master, the S24042/43 will continue to transmit data. If an ACKnowledge is not detected, the S24042/43 will terminate further data transmissions and awaits a STOP condition before returning to the standby power mode.

### Device Addressing

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (see figure 4). For the S24042/43 this is fixed as 1010[B].

The next two bits are don't care. The next bit is the high order address bit A8.





**Read/Write Bit**

The last bit of the data stream defines the operation to be performed. When set to “1,” a read operation is selected; when set to “0,” a write operation is selected.

**WRITE OPERATIONS**

The S24042/43 allows two types of write operations: byte write and page write. The byte write operation writes a single byte during the nonvolatile write period ( $t_{WR}$ ). The page write operation allows up to 16 bytes in the same page to be written during  $t_{WR}$ .

**Byte WRITE**


Upon receipt of the slave address and word address, the S24042/43 responds with an ACKnowledge. After receiving the next byte of data, it again responds with an ACKnowledge. The master then terminates the transfer by generating a STOP condition, at which time the S24042/43 begins the internal write cycle.

While the internal write cycle is in progress, the S24042/43 inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 5 for the address, ACKnowledge and data transfer sequence.

**Page WRITE**

The S24042/43 is capable of a 16-byte page write operation. It is initiated in the same manner as the byte-write operation, but instead of terminating the write cycle after the first data word, the master can transmit up to 15 more bytes of data. After the receipt of each byte, the S24042/43 will respond with an ACKnowledge.

The S24042/43 automatically increments the address for subsequent data words. After the receipt of each word, the low order address bits are internally incremented by one. The high order five bits of the address byte remain constant. Should the master transmit more than 16 bytes, prior to generating the STOP condition, the address counter will “roll over,” and the previously written data will be overwritten. As with the byte-write operation, all inputs are disabled during the internal write cycle. Refer to Figure 5 for the address, ACKnowledge and data transfer sequence.






**Acknowledge Polling**

When the S24042/43 is performing an internal WRITE operation, it will ignore any new START conditions. Since the device will only return an acknowledge after it accepts the START, the part can be continuously queried until an acknowledge is issued, indicating that the internal WRITE cycle is complete.

To poll the device, give it a START condition, followed by a slave address for a WRITE operation (See Figure 6).



**READ OPERATIONS**


Read operations are initiated with the R/W bit of the identification field set to "1." There are four different read options:

1. Current Address Byte Read
2. Random Address Byte Read
3. Current Address Sequential Read
4. Random Address Sequential Read

**Current Address Byte Read**

The S24042/43 contains an internal address counter which maintains the address of the last word accessed, incremented by one. If the last address accessed (either a read or write) was to address location n, the next read operation would access data from address location n+1 and increment the current address pointer. When the S24042/43 receives the slave address field with the R/W bit set to "1," it issues an acknowledge and transmits the 8-bit word stored at address location n+1.

The current address byte read operation only accesses a single byte of data. The master does not acknowledge the transfer, but does generate a stop condition. At this point, the S24042/43 discontinues data transmission. See Figure 7 for the address acknowledge and data transfer sequence.






**Random Address Byte Read**

Random address read operations allow the master to access any memory location in a random fashion. This operation involves a two-step process. First, the master issues a write command which includes the start condition and the slave address field (with the R/W bit set to WRITE) followed by the address of the word it is to read. This procedure sets the internal address counter of the S24042/43 to the desired address.

After the word address acknowledge is received by the master, the master immediately reissues a start condition followed by another slave address field with the R/W bit set to READ. The S24042/43 will respond with an acknowledge and then transmit the 8-data bits stored at the addressed location. At this point, the master does not acknowledge the transmission but does generate the stop condition. The S24042/43 discontinues data transmission and reverts to its standby power mode. See Figure 8 for the address, acknowledge and data transfer sequence.




**FIGURE 8. RANDOM ADDRESS BYTE READ MODE**



**Sequential READ**

Sequential READs can be initiated as either a current address READ or random access READ. The first word is transmitted as with the other byte read modes (current address byte READ or random address byte READ); however, the master now responds with an ACKnowledge, indicating that it requires additional data from the S24042/43. The S24042/43 continues to output data for each ACKnowledge received. The master terminates the sequential READ operation by not responding with an ACKnowledge, and issues a STOP conditions.

During a sequential read operation, the internal address counter is automatically incremented with each acknowledge signal. For read operations, all address bits are incremented, allowing the entire array to be read using a single read command. After a count of the last memory address, the address counter will 'roll-over' and the memory will continue to output data. See Figure 9 for the address, acknowledge and data transfer sequence.







## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias .....	-40°C to +85°C
Storage Temperature .....	-65°C to +125°C
Soldering Temperature (less than 10 seconds) .....	300°C
Supply Voltage .....	0 to 6.5V
Voltage on Any Pin .....	-0.3V to $V_{CC}+0.3V$
ESD Voltage (JEDEC method) .....	2,000V

NOTE: These are STRESS ratings only. Appropriate conditions for operating these devices are given elsewhere in this specification. Stresses beyond those listed here may permanently damage the part. Prolonged exposure to maximum ratings may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Characteristic	Min	Max
$V_{CC}$	2.7V	5.5V
Operating Temperature Range	-40°C	85°C

2011 PGM T6 1.0

## DC ELECTRICAL CHARACTERISTICS (over recommended operating conditions unless otherwise specified)

Symbol	Parameter	Conditions	Min	Max	Units
$I_{CC}$	Supply Current (CMOS)	SCL = CMOS Levels @ 100KHz SDA = Open All other inputs = GND or $V_{CC}$	$V_{CC}=5.5V$	3	mA
			$V_{CC}=3.3V$	2	mA
$I_{SB}$	Standby Current (CMOS)	SCL = SDA = $V_{CC}$ All other inputs = GND	$V_{CC}=5.5V$	50	$\mu A$
			$V_{CC}=3.3V$	25	$\mu A$
$I_{LI}$	Input Leakage	$V_{IN} = 0$ To $V_{CC}$		10	$\mu A$
$I_{LO}$	Output Leakage	$V_{OUT} = 0$ To $V_{CC}$		10	$\mu A$
$V_{IL}$	Input Low Voltage	SCL, SDA, RESET	$0.3 \times V_{CC}$	V	
$V_{IH}$	Input High Voltage	SCL, SDA	$0.7 \times V_{CC}$		V
$V_{OL}$	Output Low Voltage	$I_{OL} = 3mA$ SDA		0.4	V

2011 PGM T1 1.0

## AC ELECTRICAL CHARACTERISTICS

(over recommended operating conditions unless otherwise specified)

Symbol	Parameter	Conditions	2.7V to 4.5V		4.5V to 5.5V		Units
			Min	Max	Min	Max	
$f_{SCL}$	SCL Clock Frequency		0	100		400	KHz
$t_{LOW}$	Clock Low Period		4.7		1.3		$\mu s$
$t_{HIGH}$	Clock High Period		4.0		0.6		$\mu s$
$t_{BUF}$	Bus Free Time	Before New Transmission	4.7		1.3		$\mu s$
$t_{SU:STA}$	Start Condition Setup Time		4.7		0.6		$\mu s$
$t_{HD:STA}$	Start Condition Hold Time		4.0		0.6		$\mu s$
$t_{SU:STO}$	Stop Condition Setup Time		4.7		0.6		$\mu s$
$t_{AA}$	Clock to Output	SCL Low to SDA Data Out Valid	0.3	3.5	0.2	0.9	$\mu s$
$t_{DH}$	Data Out Hold Time	SCL Low to SDA Data Out Change	0.3		0.2		$\mu s$
$t_r$	SCL and SDA Rise Time			1000		300	ns
$t_f$	SCL and SDA Fall Time			300		300	ns
$t_{SU:DAT}$	Data In Setup Time		250		100		ns
$t_{HD:DAT}$	Data In Hold Time		0		0		ns
$T_i$	Noise Spike Width @ SCL, SDA Inputs	Noise Suppression Time Constant		100		100	ns
$t_{WR}$	Write Cycle Time			10		10	ms

2011 PGM T2 1.0




**CAPACITANCE**

TA = 25°C, f = 100KHz

Symbol	Parameter	Max	Units
C <sub>IN</sub>	Input Capacitance	5	pF
C <sub>OUT</sub>	Output Capacitance	8	pF

2011 PGM T3 1.0



2011 ILL 13 1.0




FIGURE 11. RESET OUTPUT TIMING

**RESET CIRCUIT AC and DC ELECTRICAL CHARACTERISTICS**

TA = -40°C to +85°C


Symbol	Parameter	S24042/43-2.7		S24042/43-A		S24042/43-B		Unit
		Min	Max	Min	Max	Min	Max	
VTRIP	Reset Trip Point	2.55	2.7	4.25	4.5	4.5	4.75	V
tPURST	Power-Up Reset Timeout	130	270	130	270	130	270	ms
tRPD	VTRIP to RESET Output Delay		5		5		5	µs
VVALID	RESET# Output Valid	1		1		1	V	
tGLITCH	Glitch Reject Pulse Width		30		30		30	ns
VOLRS	RESET# Output Low Voltage IOL= 1mA		0.4		0.4		0.4	V
VOHRS	RESET Output High Voltage IOH = 800 µA	VCC-.75		VCC-.75		VCC-.75		V

2011 PGM T6 1.1



Frequently the reset controller will be deployed on a PC board that provides a peripheral function to a system. Examples might be modem or network cards in a PC or a PCMCIA card in a laptop. In instances like this the peripheral card may have a requirement for a clean reset function to insure proper operation. The system may or may not provide a reset pulse of sufficient duration to clear the peripheral or to protect data stored in a nonvolatile memory.

The I/O capability of the RESET pins can provide a solution. The system's reset signal to the peripheral can be fed into the S24042/43 and it in turn can clean up the signal and provide a known entity to the peripheral's circuits. The figure below shows the basic timing characteristics under the assumption the reset input is shorter in duration than  $t_{PURST}$ . The same reset output affect can be attained by using the active high reset input.



2011 T fig12 2.0

When planning your resistor pull-up and pull-down values, use the following chart to help determine min. resistances.


**Worst Case RESET Sink/Source Capabilities at Various V<sub>CC</sub> Levels**

Parameter	Symbol	Condition	Min	Typ	Max	Units
RESET# Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 1.0V, I <sub>OL</sub> =100μA			0.3	V
		V <sub>CC</sub> = 1.2V, I <sub>OL</sub> =100μA			0.3	V
		V <sub>CC</sub> = 3.0V, I <sub>OL</sub> =500μA			0.3	V
		V <sub>CC</sub> = 3.6V, I <sub>OL</sub> =500μA			0.3	V
		V <sub>CC</sub> = 4.5V, I <sub>OL</sub> =750μA			0.3	V
RESET# Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 1.0V, I <sub>OL</sub> =100μA			0.4	V
		V <sub>CC</sub> = 1.2V, I <sub>OL</sub> =150μA			0.4	V
		V <sub>CC</sub> = 3.0V, I <sub>OL</sub> =750μA			0.4	V
		V <sub>CC</sub> = 3.6V, I <sub>OL</sub> =1mA			0.4	V
		V <sub>CC</sub> = 4.5V, I <sub>OL</sub> =1mA			0.4	V
RESET Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> = 1.0V, I <sub>OH</sub> =400μA	V <sub>CC</sub> -0.75			V
		V <sub>CC</sub> = 1.2V, I <sub>OH</sub> =800μA	V <sub>CC</sub> -0.75			V
		V <sub>CC</sub> = 3.0V, I <sub>OH</sub> =800μA	V <sub>CC</sub> -0.5			V
		V <sub>CC</sub> = 3.6V, I <sub>OH</sub> =800μA	V <sub>CC</sub> -0.5			V
		V <sub>CC</sub> = 4.5V, I <sub>OH</sub> =800μA	V <sub>CC</sub> -0.5			V


2011 PGM T5 1.0



8 Pin PDIP (Type P) Package




8 Pin SOIC (Type S) Package JEDEC (150 mil body width)





## ORDERING INFORMATION



2011 Tree 2.0

## NOTICE

SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances.

I<sup>2</sup>C is a trademark of Philips Corporation.

© Copyright 2000 SUMMIT Microelectronics, Inc.