

Preliminary

## 275V 40-Channel Row Driver with SCR Outputs

### **Ordering Information**

	Package Options				
Device	80-Lead Ceramic Gullwing	64-Lead 3-Sided Plastic Gullwing	Die		
HV506	HV506DG	HV506PG	HV506X		

#### **Features**

- Processed with HVDI® technology
- Symmetric row drive
- ☐ Output voltage up to 275V
- ☐ Source/Sink current 300mA (min.)
- ☐ Shift Register Speed 3MHz
- □ Pin-programmable shift direction (DIR)
- ☐ Hi-Rel processing available

### **Absolute Maximum Ratings**

Logic supply voltage, LV <sub>DD</sub> <sup>1</sup>		-0.5V to +15V
Output supply voltage, V <sub>DD</sub> <sup>1</sup>		-0.5V to +15V
Substrate bias voltage, V <sub>sub</sub>		See Note 3
Output voltage, HV <sub>OUT</sub>		±300V
Logic input levels	-0	0.5V to V <sub>DD</sub> +0.5V
Continuous total power dissipation <sup>2</sup>	Ceramic Plastic	1900mW 1200mW
Operating temperature range	Plastic Ceramic	-40°C to +85°C -55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds	)	260°C

#### Notes:

- 1. All voltages are referenced to  $\ensuremath{V_{\mathrm{SS}}}.$
- For operation above 25°C ambient derate linearly to maximum operating temperture at 20mW/°C for plasitc and at 19mW/°C for ceramic.
- 3.  $V_{sub}$  must be the most positive with respect to  $V_{ss}$ .

## **General Description**

The HV506 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. It is especially suitable for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays.

When the data reset pin (DR<sub>IO</sub>) is at logic high, it will reset all the outputs of the internal shift register to zero. At the same time, the output of the shift register will start shifting a logic high from the least significant bit to the most significant bit. The DR<sub>10</sub> can be triggered at any time. The DIR pin controls the direction of data through the device. When DIR is at logic high, DR<sub>IOA</sub> is the input and  $DR_{IOB}$  is the output. When DIR is grounded,  $DR_{IOB}$  is the input and the DR<sub>IOA</sub> is the output. See the Output Sequence Operation Table for output sequence. The  $\overline{POL}$  and  $\overline{OE}$  pins perform the polarity select and output enable function respectively. Data is clocked through the shift register loaded on the low to high transition of the clock. A logic high in the shift register will cause the other corresponding output to swing to  $V_{DD}$  if  $\overline{POL}$  is high, or to  $V_{ss}$  if  $\overline{POL}$  is low. All other outputs will be in the High-Z state. If OE is at logic high all outputs will be in the High-Z state. An output in the High-Z state may block up to 275V above V<sub>ss</sub> or 275V below  $V_{DD}$ . The  $D_P/D_N$  pins are for the positive/negative discharge of the high voltage output  $HV_{\text{OUT}}$ . Data output buffers are provided for cascading devices.

 ${\rm LV_{DD}}$  requires low current for the HV506 logic section.  ${\rm V_{DD}}$  requires high current for the output section . Typically these two pins are at the same potential. The same current and potential conditions apply to the  ${\rm LV_{SS}}$ , logic, and  ${\rm V_{SS}}$ , output pins.  ${\rm V_{sub}}$  must always be equal or greater than the most positive supply.

**Electrical Characteristics** (over recommended operating conditions of  $V_{DD}$  = 12V,  $LV_{DD}$  = 12V, and  $T_A$  = 25°C unless noted)

### **DC Characteristics**

Symbol	Parameter		Min	Max	Units	Conditions
I <sub>DD</sub>	V <sub>DD</sub> supply current			10	mA	$f_{CLK} = 3MHz$
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> supply cu	ırrent		100	μΑ	All $V_{IN} = V_{SS}$ or $V_{DD}$
V <sub>OH</sub>	High-level output	HV <sub>OUT</sub>	V <sub>DD</sub> -10		V	I <sub>O</sub> = -300mA
		Data out	10.8		V	I <sub>O</sub> = -100μA
V <sub>OL</sub>	Low-level output	HV <sub>OUT</sub>		V <sub>SS</sub> +10	V	I <sub>O</sub> = 300mA
		Data out		1.2	V	I <sub>O</sub> = 100μA
I <sub>IH</sub>	High-level logic input cur	rent		1	μΑ	$V_{IH} = V_{DD}$
I <sub>IL</sub>	Low-level logic input cur	rent		-1	μΑ	$V_{IL} = V_{SS}$
I <sub>OFF</sub>	Output OFF leakage current (High-Z)			10	μΑ	$HV_{OUT}$ - $V_{SS}$ = 275V, $V_{sub}$ = $HV_{OUT}$
				10	μΑ	$V_{DD}$ - $HV_{OUT}$ = 275 $V$ , $V_{sub}$ = $V_{DD}$

#### Notes:

#### **SCR Characteristics**

Symbol	Parameter	Min	Max	Units	Conditions
V <sub>OH</sub>	High-level output	V <sub>DD</sub> -10		V	I <sub>O</sub> = -300mA
V <sub>OL</sub>	Low-level output		V <sub>SS</sub> +10	V	I <sub>O</sub> = 300mA
IL	Latching Current		15	mA	
$V_L$	Latching Voltage		100	V	
I <sub>H</sub>	Holding Current	10		mA	
V <sub>H</sub>	Holding Voltage	10		V	
l <sub>OFF</sub>	Output OFF leakage current (High-Z)		10	μΑ	$HV_{OUT}$ - $V_{SS} = 275V$ , $V_{sub} = HV_{OUT}$
			10	μΑ	$V_{DD}$ - $HV_{OUT} = 275V$ , $V_{sub} = V_{DD}$

<sup>1.</sup> Only one output can be turned on at a time.

## **AC Characteristics**

Symbol	Parameter	Min	Max	Units	Conditions
f <sub>CLK</sub>	Clock frequency		3	MHz	
t <sub>W (H/L)</sub>	Pulse width - clock high or low	150		ns	
t <sub>SUD</sub>	Data set-up time before clock rises	50		ns	
t <sub>HD</sub>	Data hold time after clock rises	50		ns	
t <sub>SUC</sub>	HV <sub>OUT</sub> delay from clock rises (Hi-Z to H or L)		1	μS	C <sub>L</sub> = 10nF
t <sub>SUE</sub>	HV <sub>OUT</sub> delay from Output Enable rises		600	ns	C <sub>L</sub> = 10nF
t <sub>HC</sub>	HV <sub>OUT</sub> delay from clock rises (H or L to Hi-Z)		2	μS	C <sub>L</sub> = 10nF
t <sub>HE</sub>	HV <sub>OUT</sub> delay from Output Enable rises		600	ns	C <sub>L</sub> = 10nF
t <sub>DHL</sub> *	Delay time clock to data output falls		250	ns	C <sub>L</sub> = 15pF
t <sub>DLH</sub> *	Delay time clock to data output rises		250	ns	C <sub>L</sub> = 15pF
t <sub>OFF(SCR)</sub>	Turn off time of output SCR		4	μS	Time after $I_{OUT} \le 2mA$ , $C_L = 10nF$
t <sub>OFF(D)</sub>	Turn off time of output diode		2	μS	Time after $I_{OUT} \le 2mA$ , $C_L = 10nF$
t <sub>POW</sub>	POL pulse width	3		μS	
t <sub>OEW</sub>	Output Enable pulse width	3		μS	
SR	Slew rate of HV <sub>OUT</sub>		200	V/µs	

<sup>\*</sup> The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to t<sub>wh</sub>. Therefore the delay is measured from the trailing edge of the clock.


## **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units	
LV <sub>DD</sub>	Logic supply voltage	10.8	13.2	V	
$V_{DD}$	Output supply voltage		10.8	13.2	V
V <sub>IH</sub>	High-level input voltage		0.8LV <sub>DD</sub>	LV <sub>DD</sub>	V
V <sub>IL</sub>	Low-level input voltage		0	0.2LV <sub>DD</sub>	V
f <sub>CLK</sub>	Clock frequency			3	MHz
I <sub>O</sub>	High voltage output current			±300	mA
T <sub>A</sub>	Operating free-air temperature	Plastic	-40	+85	°C
		Ceramic	-55	+125	°C
I <sub>OD</sub>	Allowable pulse current through diodes			±500	mA


#### Notes:

The substrate pin V<sub>sub</sub> (pin 39) must be biased for proper output breakdown voltage. V<sub>sub</sub> ≥ V<sub>DD</sub> or HV<sub>OUT</sub> whichever is higher.

# **Input and Output Equivalent Circuits**




## **SCR Characteristics**




 $<sup>\</sup>rm LV_{DD}/V_{DD}$  are measured with respect to  $\rm LV_{SS}/V_{SS}.$ 

## **Switching Waveforms**



# **Functional Block Diagram**



## **Function Table**

I/O Relations	Inputs					
1/O Helations	CLK	DIR	S/R Data	POL	ŌĒ	HV Outputs
O/P HIGH	Х	Х	Н	Н	L	Н
O/P OFF	Х	Х	L	Х	L	HIGH-Z
O/P LOW	Х	Х	Н	L	L	L
O/P OFF	Χ	Χ	Х	Х	Н	All O/P HIGH-Z

#### Note:


 $H = logic \ high \ level, \ L = logic \ low \ level, \ X = irrelevant$ 

# **Output Sequence Operation Table**

DIR	Data Reset In	Data Reset Out	HV <sub>OUT</sub> # Sequence	Direction <sup>3</sup>
L	DR <sub>IOB</sub>	DR <sub>IOA</sub> 1	40 → 1	$\overline{}$
Н	DR <sub>IOA</sub>	DR <sub>IOB</sub> <sup>2</sup>	1 → 40	•

- 1.  $\mathrm{DR_{IOA}}$  is  $\mathrm{DR_{IOB}}$  delayed by 40 clock pulses. 2.  $\mathrm{DR_{IOB}}$  is  $\mathrm{DR_{IOA}}$  delayed by 40 clock pulses. 3. Reference to chip layout drawing.

## **Typical Output Circuit Connections**




**Note:** The voltage potential between  $LV_{DD}/V_{DD}$  and  $LV_{SS}/V_{SS}$  must not exceed recommended operating conditions of 10.8V - 13.2V (12V typical)

### **Substrate Bias Operation**

In order to achieve the desired output breakdown voltage, the substrate must be biased to the most positive potential of any circuit node. For this condition,  $V_{\text{sub}} \ge V_{\text{DD}}$  or  $HV_{\text{OUT}}$  whichever is

higher. Refer to Typical Output Circuit Connections for wiring. A typical  $\rm V_{sub}$  signal is shown below.




 $\begin{tabular}{ll} \textbf{Note:} & In general, when driving the outputs positive, $V_{\text{SUB}} = +$HV$. And when driving outputs negative, $V_{\text{SUB}}$ equals most positive voltage; e.g. GND or >0V. \\ \end{tabular}$ 

### **HV Switching Waveforms and Operation**

To drive a TFEL row with a negative pulse: The desired sink SCR is enabled and  $V_{\rm SS}$  is connected to -HV via a current limited switch. After holding the output at the -HV level, the switch is opened in order to set the sink SCR current to zero. The row is

then discharged through a discharge diode when  $D_2$  is switched to GND. The application of a positive pulse to a row operates in a similar manner using the selected source SCR and  $D_1$ .



<sup>\*</sup> Notes internal device handling current flow. Refer to Typical Output Circuit Connections for schematic.

## **Pin Configurations**


### HV506

#### Option A:

Option A.							
Pin	Function	Pin	<b>Function</b>				
1	HV <sub>OUT</sub> 1	33	ŌĒ				
2	HV <sub>OUT</sub> 2	34	POL				
3	HV <sub>OUT</sub> 3	35	$LV_{DD}$				
4	HV <sub>OUT</sub> 4	36	$V_{ee}$				
5	HV <sub>OUT</sub> 5	37	$V_{DD}$				
6	HV <sub>OUT</sub> 6	38	LV				
7	HV <sub>OUT</sub> 7	39	V <sub>sub</sub>				
8	HV <sub>OUT</sub> 8	40	N/C				
9	HV <sub>OUT</sub> 9	41	N/C				
10	HV <sub>OUT</sub> 10	42	$D_N$				
11	HV <sub>OUT</sub> 11	43	$D_{P}$				
12	HV <sub>OUT</sub> 12	44	N/C				
13	HV <sub>OUT</sub> 13	45	HV <sub>OUT</sub> 21				
14	HV <sub>OUT</sub> 14	46	HV <sub>OUT</sub> 22				
15	HV <sub>OUT</sub> 15	47	HV <sub>OUT</sub> 23				
16	HV <sub>OUT</sub> 16	48	$HV_{OUT}24$				
17	HV <sub>OUT</sub> 17	49	HV <sub>OUT</sub> 25				
18	HV <sub>OUT</sub> 18	50	$HV_{OUT}26$				
19	HV <sub>OUT</sub> 19	51	HV <sub>OUT</sub> 27				
20	HV <sub>OUT</sub> 20	52	HV <sub>OUT</sub> 28				
21	N/C	53	$HV_{OUT}29$				
22	$D_{P}$	54	$HV_{OUT}30$				
23	$D_N$	55	HV <sub>OUT</sub> 31				
24	N/C	56	$HV_{OUT}32$				
25	N/C	57	HV <sub>OUT</sub> 33				
26	LV <sub>ss</sub>	58	HV <sub>OUT</sub> 34				
27	$V_{DD}$	59	$HV_{OUT}35$				
28	DIR	60	HV <sub>OUT</sub> 36				
29	V <sub>SS</sub>	61	$HV_{OUT}37$				
30	CLOCK	62	HV <sub>OUT</sub> 38				
31	DR <sub>IOA</sub>	63	HV <sub>OUT</sub> 39				
32	DR <sub>IOB</sub>	64	HV <sub>OUT</sub> 40				

Note: Pins 65-80 are NC.

## **Package Outline**



3-sided Plastic 64-pin Gullwing Package