

# N-Channel Enhancement-Mode Vertical DMOS FETs

## **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	V <sub>GS(th)</sub>	I <sub>D(ON)</sub>	Ord	ler Number / Package		
BV <sub>DGS</sub>	(max)	(max)	(min)	TO-92	TO-243AA*	Die <sup>†</sup>	
400V	12Ω	2.0V	1.0A	TN2540N3	TN2540N8	TN2540ND	

<sup>\*</sup> Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

#### **Features**

- Low threshold 2.0V max.
- High input impedance
- Low input capacitance 125pF max.
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### **Applications**

- ☐ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- □ Photo voltaic drives
- Analog switches
- General purpose line drivers
- □ Telecom switches

#### **Absolute Maximum Ratings**

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.




Where \* = 2-week alpha date code

#### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

## **Package Options**



<sup>†</sup> MIL visual screening available.

## **Thermal Characteristics**


Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	$ heta_{ extsf{jc}}$ °C/W	$ heta_{ m ja}$ $^{\circ}$ C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	175mA	2.0A	1.0W	125	170	175mA	2.0A
TO-243AA	260mA	1.8A	1.6W <sup>†</sup>	15	78 <sup>†</sup>	260mA	1.8A


## Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	400			٧	$V_{GS} = 0V, I_D = 100 \mu A$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.6		2.0	V	$V_{GS} = V_{DS}$ , $I_D = 1 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature		-2.5	-4.0	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 1 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10	μΑ	V <sub>GS</sub> = 0V, V <sub>DS</sub> = Max Rating	
				1.0	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I <sub>D(ON)</sub>	ON-State Drain Current	0.3	0.5		Α	$V_{GS} = 4.5V, V_{DS} = 25V$	
		0.75	1.0			V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V	
R <sub>DS(ON)</sub>	Static Drain-to-Source		8.0	12	Ω	$V_{GS} = 4.5V, I_D = 150mA$	
, ,	ON-State Resistance		8.0	12		V <sub>GS</sub> = 10V, I <sub>D</sub> = 500mA	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			0.75	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> = 500mA	
G <sub>FS</sub>	Forward Transconductance	125	200		mប	V <sub>DS</sub> = 25V, I <sub>D</sub> = 100mA	
C <sub>ISS</sub>	Input Capacitance		95	125		$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz	
C <sub>oss</sub>	Common Source Output Capacitance		20	70	pF		
C <sub>RSS</sub>	Reverse Transfer Capacitance		10	25			
t <sub>d(ON)</sub>	Turn-ON Delay Time			20		$V_{DD} = 25V$ ,	
t <sub>r</sub>	Rise Time			15	ns		
t <sub>d(OFF)</sub>	Turn-OFF Delay Time			25	1 115	$I_D = 1A,$ $R_{GEN} = 25\Omega$	
t <sub>f</sub>	Fall Time			20		GEN	
V <sub>SD</sub>	Diode Forward Voltage Drop			1.8	V	$V_{GS} = 0V, I_{SD} = 200mA$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 1A	

#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.








 $<sup>^{\</sup>star}$  I $_{\!_{D}}$  (continuous) is limited by max rated T $_{\!_{J}}$   $^{\dagger}$  Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P $_{\!_{D}}$  increase possible on ceramic substrate.


# **Typical Performance Curves**

















# **Typical Performance Curves**









Capacitance vs. Drain-to-Source Voltage



#### On-Resistance vs. Drain Current



#### $V_{(th)}$ and $R_{DS}$ Variation with Temperature



Gate Drive Dynamic Characteristics

