## "||||H||l|". <br> ADC180 Programmable Integrating A/D Converter

THALER CORPORATION • 2015 N. FORBES BOULEVARD • TUCSON, AZ. 85745 •(520) 882-4000

## FEATURES

- 26 BIT RESOLUTION
- UP TO 2.5 kHz CONVERSION RATES
- AUTO ZERO FUNCTION
- $\pm 10.48$ V INPUT RANGE
- 0.5ppm/ ${ }^{\circ} \mathrm{C}$ MAX. SCALE FACTOR ERROR AND 2 ppm MAX. LINEARITY ERROR $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ).
- 8 BIT PARALLEL DATA BUS
- INTERNAL CRYSTAL CLOCK and PRECISION REFERENCE
- LOW POWER CONSUMPTION: 0.4 WATTS


## DESCRIPTION

The ADC180 is a 26 bit, charge balanced $A / D$ converter. Continuous sampling of 20 MHz and conversion rates of up to 2.5 kHz make the converter ideal for low frequency signal measurement. The integration time is user selectable through an external capacitor.
The ADC180 will continuously collect and average integrations until the user requests data. Converter resolution is dependent on the number of integration cycles completed before the data is requested. Converter resolution ranges from 13-26 bits.
In order to retain accuracy, internal calculations are made at a 32 bit level. The output of the result is also made at the 32 bit level. This makes it possible to use a relatively high conversion rate and average the data external to the converter without loss of accuracy due to computation roundoff errors. For inertial guidance systems, velocity information can be obtained at a high rate without loss of position accuracy.

## APPLICATIONS

- INERTIAL GUIDANCE
- TEST EQUIPMENT
- DATA ACQUISITION
- SCIENTIFIC INSTRUMENTS
- MEDICAL INSTRUMENTS


## - WEIGHT SCALES

The use of hybrid technology allows for separation of sensitive analog circuitry from digital circuit noise. This produces far superior accuracy over monolithic A/D convertors.

The converter uses a proprietary, patented charge balance modulator. It has an internal crystal clock, microcontroller, precision reference, and patented nonlinear temperature compensation network which provides excellent electrical performance over temperature.
The maximum scale factor drift is $0.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum offset drift of $0.1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, and a maximum nonlinearity over the mil. temp. range of 2 ppm .
The ADC180 is packaged in a 40 pin hermetic TDIP and requires $\pm 15 \mathrm{~V}$ and +5 V supplies. The converter dissipates 450 mW and is available in commercial and military grades.

ELECTRICAL SPECIFICATIONS

| MODEL | ADC180C |  |  | ADC180CA |  |  | ADC180M |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ACCURACY |  |  |  |  |  |  |  |  |  |  |
| Resolution Input Equivalent Noise Offset without Auto Zero Offset with Auto Zero Scale Factor Error Noise (.1-10Hz) @ 10V Nonlinearity Normal Mode Rejection ${ }^{(1)}$ Common Mode Rejection | 13 <br> 60 <br> 80 | $\text { . } 25$ $6$ $1$ | $\begin{gathered} 26 \\ 4 \\ 1 \\ 100 \\ 2 \end{gathered}$ | * | * | $\begin{gathered} 2 \\ 0.5 \\ 50 \end{gathered}$ | * | * | * | bits <br> $\mu \mathrm{V}$ <br> ppm FS <br> ppm FS <br> ppm FS <br> $\mu \mathrm{Vpp}$ <br> ppm FS <br> dB <br> dB |
| TEMPERATURE STABILITY |  |  |  |  |  |  |  |  |  |  |
| Offset Full Scale |  |  | $\begin{aligned} & 0.2 \\ & 1.0 \end{aligned}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.5 \end{aligned}$ |  |  | * | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## TIME STABILITY



## ERROR ALL SOURCES

| $\begin{array}{r} 24 \mathrm{hrs},+/-1 \text { Deg. C Amb. } \\ 90 \text { days, }+/-5 \text { Deg. C Amb. } \\ 1 \text { year, +/-5 Deg. C Amb. } \end{array}$ |  |  | 0005, 2 0010, 2 0015, 2 |  |  |  |  |  | \%, +/- counts <br> $\%,+/$ counts <br> $\%,+/$ counts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONVERSION TIME | 0.250 |  | 3200 | * | * | * |  | * | ms |
| WARM-UP TIME |  |  | 5 |  | * |  |  |  | minutes |
| POWER SUPPLY REJECTION |  |  |  |  |  |  |  |  |  |
| $+ \text { Vcc, -Vee }$ $5 \mathrm{VDC}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| ANALOG INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Input Range <br> Bias Current Input Impedance Max. Input Voltage | $-10.485760$ <br> -Vee | 1.2 | $\begin{gathered} +10.485755 \\ 3 \\ \\ +\mathrm{Vcc} \end{gathered}$ | * | * | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{nA} \\ \mathrm{GO} \\ \mathrm{~V} \end{gathered}$ |

POWER SUPPLY VOLTAGES

| + Vcc | +14.5 | +15 | +15.5 | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $V$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| + Vee | -14.5 | -15 | -15.5 | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | ${ }^{*}$ |
| + Vdd | +4.5 | +5 | +5.5 | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $V$ |

POWER SUPPLY CURRENTS

| + Vcc |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -Vee <br> + Vdd |  | 23 |  |  |  |  |  |  |
| 24 |  |  | $*$ |  |  | $*$ |  | mA |

DIGITAL INPUTS

| Low <br> High | 4.0 | 0.8 | * | * | * | * | V V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## DIGITAL OUTPUTS

| $\begin{aligned} & \text { Low } \\ & \text { High } \end{aligned}$ | 4.0 | 0.8 | * | * | * | * | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## THEORY OF OPERATION



FIGURE 1. BLOCK DIAGRAM

The ADC180 uses a differential input to improve accuracy. To measure single source voltages, $\mathrm{V}_{\text {ow }}$ should be connected to the ground point of the source voltage to be measured. In figure 1, the switch is shown in the normal operating mode connecting $\mathrm{V}_{\mathrm{bi}}$ and $\mathrm{V}_{\mathrm{low}}$ to the differential input of the transadmittance amplifier. For an autozero cycle, $\mathrm{V}_{\mathrm{ni}}$ is disconnected and the input to the amplifier is shorted.
The charge balance modulator (figure 2) uses a proprietary patented architecture to achieve the high accuracy of the ADC180 without any error correction method other than autozero. This enables the converter to sample the output of the transadmittance amplifier continuously at a sampling rate of 20 MHz . This is important for applications like inertial guidance systems where
$\int_{t 1}^{t 2} V_{i n p} \cdot d t$
must be measured without any loss of time increments. The output of the charge balance modulator is in the form of a pulse width modulation signal. The internal microprocessor provides all control functions and digital signal processing.

The converter also has an internal crystal clock to avoid phase jitter errors and a tristate output buffer for easy interface with bus based systems. For the data output timing see figures 5 and 6 .

The conversion result between two consecutive data request inputs at times $t_{1}$ and $t_{2}$ is mathematically represented by the equation

$$
V_{i a v}=\frac{1}{t_{2}-t_{1}} \int_{t 1}^{t 2} V_{i n p} \cdot d t
$$

The converter provides two 32 bit data words with the first word containing $t_{2}-\mathrm{t}_{1}$ and the second word containing

$$
\int_{t 1}^{t 2} V_{i n p} \cdot d t
$$



Figure 2. Patented Charge Balance Modulator

## CONNECTING THE ADC180

## DUTY CYCLE OUTPUT (pin 3)

This logic level output allows monitoring of the integration cycle and is usually used for timing purposes.

## POWER SUPPLIES (pins 4-7)

The ADC180 has internal $0.1 \mu \mathrm{~F}$ decoupling capacitors for all power supply inputs. This is sufficient for applications with relatively short power supply leads (approx. 5") or if additional capacitors are located on the circuit board. External capacitors of $10 \mu \mathrm{~F}$ on the $\pm 15 \mathrm{~V}$ inputs and $33 \mu \mathrm{~F}$ on the +5 V input is recommended for applications with longer power supply leads.

## GROUND (pin7)

Since ground noise can result in a loss of accuracy, the ground connection should be made as solid as possible. Use of a ground plane is a good approach to maintain the full accuracy of the ADC180.

## OUTPUT DATA LINES (pins 13-20)

The parallel output data is available on pins 13-20. Pin 20 is the Most Significant Bit and pin 13 the Least Significant Bit. The data lines go to a high impedance state when the Output Enable line is at a logic 1 level.

|  | (TOP VIEW) |  |  |
| :---: | :---: | :---: | :---: |
| N.c. 1 |  | 40 | analog low |
| N.c. 2 |  | 39 | analog high |
| Duty Cycle Output 3 |  | 38 | N.c. |
| Vee (-15V) 4 |  | 37 | N.C. |
| $\mathrm{Vcc}(+15 \mathrm{~V}){ }^{5}$ |  | 36 | N.C. |
| Vdd (+5V) 6 |  | 35 | 上 |
| GND 7 |  |  | $\underline{\sim}$ CAPACITOR |
| N.C. 8 |  | 33 | N.c. |
| N.C. 9 |  | 32 | N.c. |
| N.c. 10 |  | 31 | N.C. |
| N.c. 11 |  | 30 | N.c. |
| N.c. 12 |  | 29 | /auto zero / reset |
| Do 13 |  | 28 | N.c. |
| D1 14 |  | 27 | N.c. |
| D2 15 |  | 26 | 20 MHz CLOCK OUTPUT |
| D3 16 |  | 25 | n.c. |
| D4 $\quad 17$ |  | 24 | S1 |
| D5 18 |  | 23 | so |
| D6 19 |  | 22 | /DATA REQuest |
| D7 20 |  | 21 | /OUTPUT ENABLE |

FIGURE 3. EXTERNAL CONNECTIONS

## ANALOG INPUTS (pins 39,40)

The differential analog inputs are buffered by op amps and have a common mode rejection of approximately 80 dB minimum. To maintain the full accuracy of the ADC180 it is recommended to maintain the input to analog low to less than 0.1 VDC. To avoid differential noise pickup, parallel adjacent lines should be used for the analog inputs on PC boards and shielded lines outside of the PC connections.

## CAPACITOR (pin 34, 35)

The only external component required to operate the ADC180 is a capacitor which sets the integration time. A $0.082 \mu \mathrm{~F}$ capacitor results in an integration time of approximately $250 \mu \mathrm{~s}$. For 2,000 $\mu \mathrm{s}$ a $0.68 \mu \mathrm{~F}$ capacitor is required. The relationship is linear for intermediate capacitor values.
The main parameter affected by shorter conversion times is bias stability over temperature. Polystyrene, mylar, or polycarbonate capacitors are recommended.

## AUTO ZERO / RESET (pin 29)

A logic 0 on this input will autozero the ADC180 by internally connecting the analog high to analog low. Since the internal microprocessor is reset, the ADC180 is not functional during this time (approximately 1s). $\mathrm{S}_{1}$ will go to logic 1 indicating that no data is available. After completing the autozero function, $\mathrm{S}_{1}$ will return to logic 0 and the ADC will begin collecting data.

## 20MHz CLOCK OUTPUT (pin 26)

Output of the internal crystal oscillator.

## STATUS LINES (pins 23, 24)

These lines indicate the present state of the ADC. After a data request has been received and the current integration cycle is complete, the ADC will output the data collected subsequent to the previous data request. $S_{1}$ will go to logic 1 to acknowledge the data request. The 8 bytes of data will be placed on the data bus sequentially. A logic 1 on $\mathrm{S}_{0}$ indicates valid data on the data bus. After the data has been transmitted, $S_{1}$ will return to logic 0 .

## DATA REQUEST (pin 22)

A logic 0 on this line initiates a data transfer sequence.

## OUTPUT ENABLE (pin 21)

A logic 0 on this line enables outputs D0-D7.

## TIMING DIAGRAMS



FIGURE 4. AUTO ZERO TIMING


FIGURE 5. DATA REQUEST CYCLE TIMING

| SIGNAL | SYMBOL | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| AutoZero request | $\mathrm{t}_{\mathrm{AZ}}$ | 100 |  |  | ns |
| Autozero Cycle | $\mathrm{t}_{\mathrm{AC}}$ |  |  | 1.3 | s |
| port TriState time | $\mathrm{t}_{\mathrm{TS}}$ |  | 30 |  | ms |
| Data Request Acknowledge | $\mathrm{t}_{\mathrm{DRA}}$ | $*$ |  | $*$ |  |
| S1 Response after duty cycle | $\mathrm{t}_{\mathrm{SIR}}$ | 27 |  | 34 | $\mu \mathrm{~s}$ |
| Data Delay | $\mathrm{t}_{\mathrm{DD}}$ |  | 50 |  | $\mu \mathrm{~s}$ |
| time before Next Data Request | $\mathrm{t}_{\mathrm{NDR}}$ | 0 |  |  | $\mu \mathrm{~s}$ |
| Data Valid | $\mathrm{t}_{\mathrm{DV}}$ |  | 1 |  | $\mu \mathrm{~s}$ |
| Data Cycle | $\mathrm{t}_{\mathrm{DC}}$ |  | 2 |  | $\mu \mathrm{~s}$ |

* $\mathrm{T}_{\text {DRA }}$ must be either 1 integration cycle minimum or until S 1 goes high.

| SPECIFICATI MAXIMUM RATI | NGS |  |  |  |  | DC180 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODEL |  | ADC180 |  |  |  |  |
| PARAMETER |  |  | MIN |  | MAX | UNITS |
| TEMPERATURE |  |  |  |  |  |  |
| Operating <br> Storage |  |  | $\begin{gathered} -55 \\ \hline \end{gathered}$ |  | $\begin{aligned} & 125 \\ & 150 \end{aligned}$ | $\begin{aligned} & \circ \mathrm{C} \\ & \circ \mathrm{C} \end{aligned}$ |
| POWER SUPPLY |  |  |  |  |  |  |
| Vcc <br> Vee <br> Vdd |  |  | $\begin{array}{r} \hline+14 \\ -14 \\ +4 \end{array}$ |  | $\begin{aligned} & +16 \\ & \hline-16 \\ & +6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { VDC } \\ & \text { VDC } \\ & \text { VDC } \\ & \hline \end{aligned}$ |
| INPUTS |  |  |  |  |  |  |
| analog inputs digital inputs |  |  | Vee 0 |  | Vcc Vdd |  |
| RESOLUTION <br> (bits) LSB weighting <br> $(\mu \mathrm{V})$ Sampling Time <br> $(\mathrm{ms})$ approx. Conversions <br> Per Second cycles $\mathrm{w} / 0.082 \mu \mathrm{~F}$ <br> capacitorcycles w/ $0.68 \mu \mathrm{~F}$ <br> capacitor |  |  |  |  |  |  |
| 26 | 0.31 | 3200 | 0.31 | 12800 | 1600 |  |
| 25 | 0.62 | 1600 | 0.62 | 6400 | 800 |  |
| 24 | 1.25 | 800 | 1.25 | 3200 | 400 |  |
| 23 | 2.5 | 400 | 2.5 | 1600 | 200 |  |
| 22 | 5 | 200 | 5 | 800 | 100 |  |
| 21 | 10 | 100 | 10 | 400 | 50 |  |
| 20 | 20 | 50 | 20 | 200 | 25 |  |
| 19 | 40 | 25 | 40 | 100 | 13 |  |
| 18 | 80 | 12.5 | 80 | 50 | 6 |  |
| 17 | 160 | 6.25 | 160 | 25 | 3 |  |
| 16 | 320 | 3.12 | 320 | 13 | 1 |  |
| 15 | 640 | 1.56 | 640 | 6 | - |  |
| 14 | 1280 | 0.78 | 1280 | 3 | - |  |
| 13 | 2560 | 0.39 | 2560 | 1 | - |  |

Note: $0.082 \mu \mathrm{~F}$ external capacitor provides $\sim 250 \mu$ s integration cycle $0.68 \mu \mathrm{~F}$ external capacitor provides $\sim 2000 \mu$ s integration cycle
FIGURE 7 APPROXIMATE SAMPLING TIME VS. RESOLUTION

| $\frac{\text { input voltage }}{}$ | $\frac{\text { output }}{2^{\wedge} 28}$ |  |
| :---: | :---: | :---: |
| 10.485775 V | $\frac{\text { output (hex) }}{10000000}$ |  |
| 0 V | $\left(2^{\wedge} 28\right) / 2$ | 08000000 |
| -10.485760 V | 0 | 00000000 |

outputword1 $=\left(\right.$ byte1 * $\left.2^{\wedge} 24\right)+\left(b y t e 2{ }^{*} 2^{\wedge} 16\right)+\left(b y t e 3\right.$ * $\left.2^{\wedge} 8\right)+$ byte4
outputword2 $=\left((\text { byte } 5-8)^{*} 2^{\wedge} 24\right)+\left(\right.$ byte6 * $\left.2^{\wedge} 16\right)+\left(b y t e 7{ }^{*} 2^{\wedge} 8\right)+$ byte8
scales to 0 V
Vout $=($ outputword2 $/$ outputword 1$) * 20$
FIGURE 9 OUTPUT CALCULATION PSEUDO-CODE

40-PIN HYBRID PACKAGE

|  | INCHES |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| E | 1.080 | 1.100 |
| D | 2.075 | 2.115 |
| A | 0.155 | 0.185 |
| L | 0.220 | 0.240 |
| B2 | .100 typ |  |
| B | .018 typ |  |
| Q | .015 | .035 |
| C | .009 | .012 |
| P | .012 | .018 |
| G1 | .890 | .910 |
| B1 | .040 typ |  |

NOTES:

1. GOLD PLATING 60 MICRO INCHES MINIMUM THICKNESS OVER 100 MICRO INCHES NOMINAL THICKNESS OF NICKEL

