▼▼TelCom
Semiconductor, Inc.

TC7116
TC7116A
TC7117
TC7117A

3-1/2 DIGIT ANALOG-TO-DIGITAL CONVERTERS WITH HOLD

FEATURES

- **Low Temperature Drift Internal Reference**
  - **TC7116/TC7117 .... 80 ppm/°C Typ**
  - **TC7116A/TC7117A .... 20 ppm/°C Typ**
- **Display Hold Function**
- **Directly Drives LCD or LED Display**
- **Guaranteed Zero Reading With Zero Input**
- **Low Noise for Stable Display .... 2V or 200 mV Full-Scale Range (FSR)**
- **Auto-Zero Cycle Eliminates Need for Zero Adjustment Potentiometer**
- **True Polarity Indication for Precision Null Applications**
- **Convenient 9V Battery Operation (TC7116/TC7116A)**
- **High Impedance CMOS Differential Inputs .... $10^{12}\Omega$**
- **Low Power Operation .... 10 mW**

ORDERING INFORMATION

PART CODE   TC711X X X XXX

6 = LCD ⎤
7 = LED ⎦ ─────────

A or blank* ─────────

R (reversed pins) or blank (CPL pkg. only) ─────────

* "A" parts have an improved reference TC

Package Code (see below)**:** ─────────

Package Code	Package	Temperature Range
CKW	44-Pin PQFP	0°C to +70°C
CLW	44-Pin PLCC	0°C to +70°C
CPL	40-Pin Plastic DIP	0°C to +70°C
IJL	40-Pin CerDIP	− 25°C to +85°C

AVAILABLE PACKAGES

40-Pin Plastic DIP

40-Pin CerDIP

44-Pin Plastic Quad Flat Package Formed Leads

44-Pin Plastic Chip Carrier PLCC

▼ TELCOM SEMICONDUCTOR, INC.

GENERAL DESCRIPTION

The TC7116A/TC7117A are 3-1/2 digit CMOS analog-to-digital converters (ADCs) containing all the active components necessary to construct a 0.05% resolution measurement system. Seven-segment decoders, polarity and digit drivers, voltage reference, and clock circuit are integrated on-chip. The TC7116A drives liquid crystal displays (LCDs) and includes a backplane driver. The TC7117A drives common anode light emitting diode (LED) displays directly with an 8-mA drive current per segment.

These devices incorporate a display hold (HLDR) function. The displayed reading remains indefinitely, as long as HLDR is held high. Conversions continue, but output data display latches are not updated. The reference low input (V_{REF}^-) is not available as it is with the TC7106/7107. V_{REF}^- is tied internally to analog common in the TC7116A/7117A devices.

The TC7116A/7117A reduces linearity error to less than 1 count. Roll-over error (the difference in readings for equal magnitude but opposite polarity input signals) is below ±1 count. High-impedance differential inputs offer 1 pA leakage current and a $10^{12}\Omega$ input impedance. The 15 μV_{P-P} noise performance guarantees a "rock solid" reading. The auto-zero cycle guarantees a zero display reading with a 0V input.

The TC7116A and TC7117A feature a precision, low-drift internal reference, and are functionally identical to the TC7116/TC7117. A low-drift external reference is not normally required with the TC7116A/TC7117A.

3

Figure 1. Typical TC7116/A/7/A Operating Circuit

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage
    TC7116/TC7116A: V^+ to V^- 15V
    TC7117/TC7117A: V^+ to GND .... +6V
                 V^- to GND .... −9V
Analog Input Voltage (Either Input) (Note 1) .... V^+ to V^-
Reference Input Voltage (Either Input) .... V^+ to V^-
Clock Input
    TC7116/TC7116A .... TEST to V^+
    TC7117/TC7117A .... GND to V^+
Package Power Dissipation, $T_A \le 70°C$ (Note 2)
    CerDIP 2.29W
    Plastic DIP 1.23W
    Plastic Chip Carrier (PLCC) 1.23W
    Plastic Quad Flat Package (PQFP) 1.00W

Operating Temperature
    "C" Device .... 0°C to +70°C
    "I" Device .... − 25°C to +85°C
Storage Temperature .... − 65°C to +150°C
Lead Temperature (Soldering, 10 sec) .... +300°C

*Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (Note 3)

Parameter	Test Conditions	Min	Typ	Max	Unit
Zero Input Reading	V_{IN} = 0V Full Scale = 200 mV	—	±0	—	Digital Reading
Ratiometric Reading	$V_{IN} = V_{REF}$ V_{REF} = 100 mV	999	999/1000	1000	Digital Reading
Roll-Over Error (Difference in Reading for Equal Positive and Negative Readings Near Full Scale)	$-V_{IN} = +V_{IN} \cong$ 200 mV or ≈ 2V	− 1	±0.2	+1	Counts
Linearity (Maximum Deviation From Best Straight Line Fit)	Full Scale = 200 mV or 2V	− 1	±0.2	+1	Counts
Common-Mode Rejection Ratio (Note 4)	V_{CM} = ±1V, V_{IN} = 0V Full Scale = 200 mV	—	50	—	μV/V
Noise (Peak-to-Peak Value Not Exceeded 95% of Time)	V_{IN} = 0V Full Scale = 200 mV	—	15	—	μV
Leakage Current at Input	V_{IN} = 0V	—	1	10	pA
Zero Reading Drift	V_{IN} = 0V "C" Device: 0°C to +70°C "I" Device: −25°C to +85°C	— —	0.2 1	1 2	μV/°C μv/°C
Scale Factor Temperature Coefficient	V_{IN} = 199 mV "C" Device: 0°C to +70°C (Ext Ref = 0 ppm/°C) "I" Device: −25°C to +85°C	— —	1 —	5 20	ppm/°C ppm/°C
Input Resistance, Pin 1	Note 6	30	70	—	kΩ
V_{IL}, Pin 1	TC7116/A Only	—	—	Test +1.5	V
V_{IL}, Pin 1	TC7117/A Only	—	—	GND +1.5	V
V_{IH}, Pin 1	Both	V^+ − 1.5	—	—	V
Supply Current (Does Not Include LED Current for 7117/A)	V_{IN} = 0V	—	0.8	1.8	mA
Analog Common Voltage (With Respect to Positive Supply)	25 kΩ Between Common and Positive Supply	2.4	3.05	3.35	V
Temperature Coefficient of Analog Common (With Respect to Positive Supply)	"C" Device: 0°C to +70°C TC7116A/TC7117A TC7116/TC7117	— —	20 80	50 —	ppm/°C ppm/°C

▼ TELCOM SEMICONDUCTOR, INC.

3-1/2 DIGIT ANALOG-TO-DIGITAL CONVERTERS WITH HOLD

ELECTRICAL CHARACTERISTICS (Cont.)

| Parameter	Test Conditions	Min	Typ	Max	Unit
Temperature Coefficient of Analog Common (With Respect to Positive Supply)	"I" Device: −25°C to +85°C 25 kΩ Between Common and Positive Supply (TC7116A/TC7117A)	—	—	75	ppm/°C
TC7116/TC7116A ONLY Peak-to-Peak Segment Drive Voltage	V^+ to V^- = 9V (Note 5)	4	5	6	V
TC7116/TC7116A ONLY Peak-to-Peak Backplane Drive Voltage	V^+ to V^- = 9V (Note 5)	4	5	6	V
TC7117/TC7117A ONLY Segment Sinking Current (Except Pin 19)	V^+ = 5V Segment Voltage = 3V	5	8	—	mA
TC7117/TC7117A ONLY Segment Sinking Current (Pin 19 Only)	V^+ = 5V Segment Voltage = 3V	10	16	—	mA

NOTES: 1. Input voltages may exceed supply voltages, provided input current is limited to ±100 μA.

2. Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.

3. Unless otherwise noted, specifications apply at T_A = +25°C, f_{CLOCK} = 48 kHz. TC7116/TC7116A and TC7117/TC7117A are tested in the circuit of Figure 1.

4. Refer to "Differential Input" discussion.

5. Backplane drive is in-phase with segment drive for "OFF" segment, 180° out-of-phase for "ON" segment. Frequency is 20 times conversion rate. Average DC component is less than 50 mV.

6. The TC7116/TC7116A logic inputs have an internal pull-down resistor connected from HLDR, pin 1 to TEST, pin 37.
The TC7117/TC7117A logic inputs have an internal pull-down resistor connected from HLDR, pin 1 to GND, pin 21.

3

▽ **TELCOM SEMICONDUCTOR, INC.**

TC7116
TC7116A
TC7117
TC7117A

PIN CONFIGURATIONS

TC7116IPL / TC7116AIPL / TC7117CPL / TC7117ACPL (PDIP)

Pin	Signal		Pin	Signal
1	HLDR		40	OSC_1
2	D_1		39	OSC_2
3	C_1		38	OSC_3
4	B_1		37	TEST
5	A_1		36	V_{REF}^+
6	F_1		35	V+
7	G_1		34	C_{REF}^+
8	E_1		33	C_{REF}^-
9	D_2		32	COMMON
10	C_2		31	V_{IN}^+
11	B_2		30	V_{IN}^-
12	A_2		29	C_{AZ}
13	F_2		28	V_{BUFF}
14	E_2		27	V_{INT}
15	D_3		26	V^-
16	B_3		25	G_2
17	F_3		24	C_3
18	E_3		23	A_3
19	AB_4 (1000's)		22	G_3
20	POL (MINUS SIGN)		21	BP/GND (TC7116/7117) (TC7116A/TC7117A)

(1's: pins 2–8, 10's: pins 9–14, 100's: pins 15–18; 100's: pins 22–25)

TC7116IJL / TC7116AIJL / TC7117IJL / TC7117AIJL (CerDIP)

Pin	Signal		Pin	Signal
1	HLDR		40	OSC_1
2	D_1		39	OSC_2
3	C_1		38	OSC_3
4	B_1		37	TEST
5	A_1		36	V_{REF}^+
6	F_1		35	V+
7	G_1		34	C_{REF}^+
8	E_1		33	C_{REF}^-
9	D_2		32	COMMON
10	C_2		31	V_{IN}^+
11	B_2		30	V_{IN}^-
12	A_2		29	C_{AZ}
13	F_2		28	V_{BUFF}
14	E_2		27	V_{INT}
15	D_3		26	V^-
16	B_3		25	G_2
17	F_3		24	C_3
18	E_3		23	A_3
19	AB_4 (1000's)		22	G_3
20	POL (MINUS SIGN)		21	BP/GND (TC7116/7117) (TC7116A/TC7117A)

TC7116CLW / TC7116ACLW / TC7117CLW / TC7117ACLW (PLCC)

Top pins (left to right): A_1(6), B_1(5), C_1(4), D_1(3), HLDR(2), NC(1), OSC_1(44), OSC_2(43), OSC_3(42), TEST(41), REF HI(40)

Left side (top to bottom):
7	F_1
8	G_1
9	E_1
10	D_2
11	C_2
12	NC
13	B_2
14	A_2
15	F_2
16	E_2
17	D_3

Right side (top to bottom):
39	V^+
38	C_{REF}^+
37	C_{REF}^-
36	COMMON
35	IN HI
34	NC
33	IN LO
32	A/Z
31	BUFF
30	INT
29	V^-

Bottom pins (left to right): B_3(18), F_3(19), E_3(20), AB_4(21), POL(22), NC(23), BP/GND(24), G_3(25), A_3(26), C_3(27), G_2(28)

TC7116CKW / TC7116ACKW / TC7117CKW / TC7117ACKW (FLAT PACKAGE)

Top pins (left to right): REF HI(44), V^+(43), C_{REF}^+(42), C_{REF}^-(41), COMMON(40), IN HI(39), IN LO(38), A/Z(37), BUFF(36), INT(35), V^-(34)

Left side (top to bottom):
1	NC
2	NC
3	TEST
4	OSC_3
5	NC
6	OSC_2
7	OSC_1
8	HLDR
9	D_1
10	C_1
11	B_1

Right side (top to bottom):
33	NC
32	G_2
31	C_3
30	A_3
29	G_3
28	BP/GND
27	POL
26	AB_4
25	E_3
24	F_3
23	B_3

Bottom pins (left to right): A_1(12), F_1(13), G_1(14), E_1(15), D_2(16), C_2(17), B_2(18), A_2(19), F_2(20), E_2(21), D_3(22)

NOTES:
1. NC = No internal connection.
2. Pins 9, 25, 40, and 56 are connected to the die substrate. The potential at these pins is approximately V^+. No external connections should be made.

3-1/2 DIGIT ANALOG-TO-DIGITAL CONVERTERS WITH HOLD

PIN DESCRIPTION

40-Pin PDIP/ 40-PinCerDIP Pin Number Normal	44-Pin Plastic Quad Flat Package Pin Number	Symbol	Description
1	8	HLDR	Hold pin, Logic 1 holds present display reading.
2	9	D_1	Activates the D section of the units display.
3	10	C_1	Activates the C section of the units display.
4	11	B_1	Activates the B section of the units display.
5	12	A_1	Activates the A section of the units display.
6	13	F_1	Activates the F section of the units display.
7	14	G_1	Activates the G section of the units display.
8	15	E_1	Activates the E section of the units display.
9	16	D_2	Activates the D section of the tens display.
10	17	C_2	Activates the C section of the tens display.
11	18	B_2	Activates the B section of the tens display.
12	19	A_2	Activates the A section of the tens display.
13	20	F_2	Activates the F section of the tens display.
14	21	E_2	Activates the E section of the tens display.
15	22	D_3	Activates the D section of the hundreds display.
16	23	B_3	Activates the B section of the hundreds display.
17	24	F_3	Activates the F section of the hundreds display.
18	25	E_3	Activates the E section of the hundreds display.
19	26	AB_4	Activates both halves of the 1 in the thousands display.
20	27	POL	Activates the negative polarity display.
21	28	BP GND	LCD backplane drive output (TC7116/TC7116A). Digital ground (TC7117/TC7117A).
22	29	G_3	Activates the G section of the hundreds display.
23	30	A_3	Activates the A section of the hundreds display.
24	31	C_3	Activates the C section of the hundreds display.
25	32	G_2	Activates the G section of the tens display.
26	34	V^-	Negative power supply voltage.
27	35	V_{INT}	Integrator output. Connection point for integration capacitor. See Integration Capacitor section for additional details.
28	36	V_{BUFF}	Integration resistor connection. Use a 47 kΩ resistor for 200 mV full-scale range and a 470 kΩ resistor for 2V full-scale range.
29	37	C_{AZ}	The size of the auto-zero capacitor influences system noise. Use a 0.47 μF capacitor for 200 mV full scale and a 0.047 μF capacitor for 2V full scale. See Auto-Zero Capacitor paragraph for more details.
30	38	V_{IN}^-	The analog LOW input is connected to this pin.
31	39	V_{IN}^+	The analog HIGH input is connected to this pin.
39	40	COMMON	This pin is primarily used to set the analog common-mode COMMON voltage for battery operation or in systems where the input signal is referenced to the power supply. See Analog Common paragraph for more details. It also acts as a reference voltage source.

PIN DESCRIPTION (Cont.)

40-Pin CerDIP 40-Pin PDIP Pin Number Normal	44-Pin Plastic Quad Flat Package Pin Number	Symbol	Description
33	41	C^-_{REF}	See pin 34.
34	42	C^+_{REF}	A 0.1 µF capacitor is used in most applications. If a large, common-mode voltage exists (e.g., the V_{IN} pin is not at analog common), and a 200 mV scale is used, a 1 µF capacitor is recommended and will hold the roll-over error to 0.5 count.
35	43	V^+	Positive power supply voltage.
36	44	V^+_{REF}	The analog input required to generate a full-scale output (1999 counts). Place 100 mV between pins 32 and 36 for 199.9 mV full scale. Place 1V between pins 32 and 36 for 2V full scale. See paragraph on Reference Voltage.
37	3	TEST	Lamp test. When pulled HIGH (to V^+), all segments will be turned on and the display should read –1888. It may also be used as a negative supply for externally-generated decimal points. See Test paragraph for more details.
38	4	OSC_3	See pin 40.
39	6	OSC_2	See pin 40.
40	7	OSC_1	Pins 40, 39 and 38 make up the oscillator section. For a 48 kHz clock (3 readings per sec), connect pin 40 to the junction of a 100 kΩ resistor and a 100 pF capacitor. The 100 kΩ resistor is tied to pin 39 and the 100 pF capacitor is tied to pin 38.

▼ **TELCOM SEMICONDUCTOR, INC.**

Figure 3. Analog Section of TC7116/TC7116A and TC7117/TC7117A

ANALOG SECTION
(All Pin designations refers to 40-Pin Dip)

Figure 3 shows the block diagram of the analog section for the TC7116/TC7116A and TC7117/TC7117A. Each measurement cycle is divided into three phases: (1) auto-zero (A-Z), (2) signal integrate (INT), and (3) reference integrate (REF) or deintegrate (DE).

Auto-Zero Phase

High and low inputs are disconnected from the pins and internally shorted to analog common. The reference capacitor is charged to the reference voltage. A feedback loop is closed around the system to charge the auto-zero capacitor (C_{AZ}) to compensate for offset voltages in the buffer amplifier, integrator, and comparator. Since the comparator is included in the loop, A-Z accuracy is limited only by system noise. The offset referred to the input is less than 10 μV.

Signal-Integrate Phase

The auto-zero loop is opened, the internal short is removed, and the internal high and low inputs are connected to the external pins. The converter then integrates the differential voltages between V^+_{IN} and V^-_{IN} for a fixed time. This differential voltage can be within a wide common-mode range; 1V of either supply. However, if the input signal has no return with respect to the converter power supply, V^-_{IN} can be tied to analog common to establish the correct common-mode voltage. At the end of this phase, the polarity of the integrated signal is determined.

Reference Integrate Phase

The final phase is reference integrate, or deintegrate. Input low is internally connected to analog common and input high is connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal. The digital reading displayed is:

$$1000 \times \frac{V_{IN}}{V_{REF}} .$$

Reference

The positive reference voltage (V^+_{REF}) is referred to analog common.

Differential Input

This input can accept differential voltages anywhere within the common-mode range of the input amplifier or, specifically, from 1V below the positive supply to 1V above the negative supply. In this range, the system has a CMRR of 86 dB, typical. However, since the integrator also swings with the common-mode voltage, care must be exercised to ensure that the integrator output does not saturate. A worst-case condition would be a large, positive common-mode voltage with a near full-scale negative differential input voltage. The negative-input signal drives the integrator positive when most of its swing has been used up by the positive common-mode voltage. For these critical applications, the integrator swing can be reduced to less than the

▽ **TELCOM SEMICONDUCTOR, INC.**

**TC7116
TC7116A
TC7117
TC7117A**

Figure 4. Using an External Reference

Figure 5. Simple Inverter for Fixed Decimal Point

Figure 6. Exclusive "OR" Gate for Decimal Point Drive

recommended 2V full-scale swing with little loss of accuracy. The integrator output can swing within 0.3V of either supply without loss of linearity.

Analog Common

This pin is included primarily to set the common-mode voltage for battery operation (TC7116/TC7116A) or for any system where the input signals are floating with respect to the power supply. The analog common pin sets a voltage approximately 2.8V more negative than the positive supply. This is selected to give a minimum end-of-life battery voltage of about 6V. However, analog common has some attributes of a reference voltage. When the total supply voltage is large enough to cause the zener to regulate (>7V), the analog common voltage will have a low voltage coefficient (0.001%/%), low output impedance ($\cong 15\Omega$), and a temperature coefficient of less than 20 ppm/$°$C, typically, and 50 ppm maximum. The TC7116/TC7117 temperature coefficients are typically 80 ppm/$°$C.

An external reference may be used, if necessary, as shown in Figure 4.

Analog common is also used as V_{IN}^- return during autozero and deintegrate. If V_{IN}^- is different from analog common, a common-mode voltage exists in the system and is taken care of by the excellent CMRR of the converter. However, in some applications, V_{IN}^- will be set at a fixed, known voltage (power supply common for instance). In this application, analog common should be tied to the same point, thus removing the common-mode voltage from the converter. The same holds true for the reference voltage; if it can be conveniently referenced to analog common, it should be. This removes the common-mode voltage from the reference system.

Within the IC, analog common is tied to an N-channel FET that can sink 30 mA or more of current to hold the voltage 3V below the positive supply (when a load is trying

Figure 7. Clock Circuits

to pull the analog common line positive). However, there is only 10 μA of source current, so analog common may easily be tied to a more negative voltage, thus overriding the internal reference.

TEST

The TEST pin serves two functions. On the TC7117/TC7117A, it is coupled to the internally-generated digital supply through a 500Ω resistor. Thus, it can be used as a

▼▼ **TELCOM SEMICONDUCTOR, INC.**

negative supply for externally-generated segment drivers, such as decimal points or any other presentation the user may want to include on the LCD. (Figures 5 and 6 show such an application.) No more than a 1 mA load should be applied.

The second function is a "lamp test." When TEST is pulled HIGH (to V⁺), all segments will be turned ON and the display should read –1888. The TEST pin will sink about 10 mA under these conditions.

DIGITAL SECTION

Figures 8 and 9 show the digital section for TC7116/TC7116A and TC7117/TC7117A, respectively. For the TC7116/TC7116A (Figure 8), an internal digital ground is generated from a 6V zener diode and a large P-channel source follower. This supply is made stiff to absorb the relative large capacitive currents when the backplane (BP)

voltage is switched. The BP frequency is the clock frequency $\div 800$. For 3 readings per second, this is a 60-Hz square wave with a nominal amplitude of 5V. The segments are driven at the same frequency and amplitude, and are in-phase with BP when OFF, but out-of-phase when ON. In all cases, negligible DC voltage exists across the segments.

Figure 9 is the digital section of the TC7117/TC7117A. It is identical to the TC7116/TC7116A, except that the regulated supply and BP drive have been eliminated, and the segment drive is typically 8 mA. The 1000's output (pin 19) sinks current from two LED segments, and has a 16-mA drive capability. The TC7117/TC7117A are designed to drive common anode LED displays.

In both devices, the polarity indication is ON for analog inputs. If V_{IN}^- and V_{IN}^+ are reversed, this indication can be reversed also, if desired.

3

Figure 8. TC7116/TC7116A Digital Section

TC7116
TC7116A
TC7117
TC7117A

3-1/2 DIGIT ANALOG-TO-DIGITAL
CONVERTERS WITH HOLD

System Timing

The clocking method used for the TC7116/TC7116A and TC7117/TC7117A is shown in Figure 9. Three clocking methods may be used:

(1) An external oscillator connected to pin 40.
(2) A crystal between pins 39 and 40.
(3) An RC network using all three pins.

The oscillator frequency is ÷ 4 before it clocks the decade counters. It is then further divided to form the three convert-cycle phases: signal integrate (1000 counts), reference deintegrate (0 to 2000 counts), and auto-zero (1000 to 3000 counts). For signals less than full scale, auto-zero gets the unused portion of reference deintegrate. This makes a complete measure cycle of 4000 (16,000 clock pulses) independent of input voltage. For 3 readings per second, an oscillator frequency of 48 kHz would be used.

To achieve maximum rejection of 60-Hz pickup, the signal-integrate cycle should be a multiple of 60 Hz. Oscillator frequencies of 240 kHz, 120 kHz, 80 kHz, 60 kHz, 48 kHz, 40 kHz, etc. should be selected. For 50 Hz rejection, oscillator frequencies of 200 kHz, 100 kHz, 66-2/3 kHz, 50 kHz, 40 kHz, etc. would be suitable. Note that 40 kHz (2.5 readings per second) will reject both 50 Hz and 60 Hz.

HOLD Reading Input

When HLDR is at a logic HIGH the latch will not be updated. Analog-to-digital conversions will continue but will not be updated until HLDR is returned to LOW. To continuously update the display, connect to test (TC7116/TC7116A) or ground (TC7117/TC7117A), or disconnect. This input is CMOS compatible with 70 kΩ typical resistance to TEST (TC7116/TC7116A) or ground (TC7117/TC7117A).

Figure 9. TC7117/TC7117A Digital Section

▼ TELCOM SEMICONDUCTOR, INC.

COMPONENT VALUE SELECTION
Auto-Zero Capacitor

The size of the auto-zero capacitor has some influence on system noise. For 200 mV full scale, where noise is very important, a 0.47 µF capacitor is recommended. On the 2V scale, a 0.047 µF capacitor increases the speed of recovery from overload and is adequate for noise on this scale.

Reference Capacitor

A 0.1 µF capacitor is acceptable in most applications. However, where a large common-mode voltage exists (i.e., the V_{IN}^- pin is not at analog common), and a 200-mV scale is used, a larger value is required to prevent roll-over error. Generally, 1 µF will hold the roll-over error to 0.5 count in this instance.

Integrating Capacitor

The integrating capacitor should be selected to give the maximum voltage swing that ensures tolerance build-up will not saturate the integrator swing (approximately 0.3V from either supply). In the TC7116/TC7116A or the TC7117/TC7117A, when the analog common is used as a reference, a nominal ±2V full-scale integrator swing is acceptable. For the TC7117/TC7117A, with ±5V supplies and analog common tied to supply ground, a ±3.5V to ±4V swing is nominal. For 3 readings per second (48 kHz clock), nominal values for C_{INT} are 0.22 µ1F and 0.10 µF, respectively. If different oscillator frequencies are used, these values should be changed in inverse proportion to maintain the output swing.

The integrating capacitor must have low dielectric absorption to prevent roll-over errors. Polypropylene capacitors are recommended for this application.

Integrating Resistor

Both the buffer amplifier and the integrator have a class A output stage with 100 µA of quiescent current. They can supply 20 µA of drive current with negligible nonlinearity. The integrating resistor should be large enough to remain in this very linear region over the input voltage range, but small enough that undue leakage requirements are not placed on the PC board. For 2V full scale, 470 kΩ is near optimum and, similarly, 47 kΩ for 200 mV full scale.

Oscillator Components

For all frequency ranges, a 100-kΩ resistor is recommended; the capacitor is selected from the equation:

$$f = \frac{45}{RC}.$$

For a 48 kHz clock (3 readings per second), C = 100 pF.

Reference Voltage

To generate full-scale output (2000 counts), the analog input requirement is $V_{IN} = 2\ V_{REF}$. Thus, for the 200 mV and 2V scale, V_{REF} should equal 100 mV and 1V, respectively. In many applications, where the ADC is connected to a transducer, a scale factor exists between the input voltage and the digital reading. For instance, in a measuring system the designer might like to have a full-scale reading when the voltage from the transducer is 700 mV. Instead of dividing the input down to 200 mV, the designer should use the input voltage directly and select V_{REF} = 350 mV. Suitable values for integrating resistor and capacitor would be 120 kΩ and 0.22 µF. This makes the system slightly quieter and also avoids a divider network on the input. The TC7117/TC7117A, with ±5V supplies, can accept input signals up to ±4V. Another advantage of this system is when a digital reading of zero is desired for $V_{IN} \neq 0$. Temperature and weighing systems with a variable tare are examples. This offset reading can be conveniently generated by connecting the voltage transducer between V_{IN}^+ and analog common, and the variable (or fixed) offset voltage between analog common and V_{IN}^-.

TC7117/TC7117A POWER SUPPLIES

The TC7117/TC7117A are designed to operate from ±5V supplies. However, if a negative supply is not available, it can be generated with a TC7660 DC-to-DC converter and two capacitors. Figure 10 shows this application.

In selected applications, a negative supply is not required. The conditions for using a single +5V supply are:

(1) The input signal can be referenced to the center of the common-mode range of the converter.
(2) The signal is less than ±1.5V.
(3) An external reference is used.

**Figure 10. Negative Power Supply Generation With TC7660**

▽ **TELCOM SEMICONDUCTOR, INC.**

TYPICAL APPLICATIONS

Figure 11. TC7116/TC7116A Using the Internal Reference (200 mV Full Scale, 3 Readings Per Second (RPS)


**Figure 13. Circuit for Developing Underrange and Overrange Signals from TC7116/TC7116A Outputs**

Figure 12. TC7117/TC7117A Internal Reference (200 mV Full Scale, 3 RPS, V_{IN} Tied to GND for Single-Ended Inputs.)


Figure 14. TC7117/TC7117A With a 1.2V External Band-Gap Reference (V_{IN} Tied to Common)

▽ **TELCOM SEMICONDUCTOR, INC.**

Figure 15. Recommended Component Values for 2V Full Scale (TC7116/TC7116A and TC7117/TC7117A)

Figure 16. TC7117/TC7117A Operated from Single +5V Supply (An External Reference Must Be Used in This Application.)

3

APPLICATIONS INFORMATION

The TC7117/TC7117A sink the LED display current, causing heat to build up in the IC package. If the internal voltage reference is used, the changing chip temperature can cause the display to change reading. By reducing the LED common anode voltage, the TC7117/TC7117A package power dissipation is reduced.

Figure 17 is a curve-tracer display showing the relationship between output current and output voltage for typical TC7117CPL/TC7117ACPL devices. Since a typical LED has 1.8V across it at 8 mA and its common anode is connected to +5V, the TC7117/TC7117A output is at 3.2V (Point A, Figure 17). Maximum power dissipation is 8.1 mA $\times$ 3.2V $\times$ 24 segments = 622 mW.

However, notice that once the TC7117/TC7117A's output voltage is above 2V, the LED current is essentially constant as output voltage increases. Reducing the output voltage by 0.7V (Point B Figure 17) results in 7.7 mA of LED current, only a 5% reduction. Maximum power dissipation is now only 7.7 mA $\times$ 2.5V $\times$ 24 = 462 mW, a reduction of 26%. An output voltage reduction of 1V (Point C) reduces LED current by 10% (7.3 mA), but power dissipation by 38% (7.3 mA $\times$ 2.2V $\times$ 24 = 385 mW).

Reduced power dissipation is very easy to obtain. Figure 18 shows two ways: Either a 5.1Ω, 1/4W resistor, or a 1A diode placed in series with the display (but not in series with the TC7117/TC7117A). The resistor reduces the TC7117/TC7117A's output voltage (when all 24 segments are ON) to Point C of Figure 17. When segments turn off, the output voltage will increase. The diode, however, will result in a relatively steady output voltage, around Point B.

In addition to limiting maximum power dissipation, the resistor reduces change in power dissipation as the display changes. The effect is caused by the fact that, as fewer segments are ON, each ON output drops more voltage and current. For the best case of six segments (a "111" display) to worst case (a "1888" display), the resistor circuit will change about 230 mW, while a circuit without the resistor will change about 470 mW. Therefore, the resistor will reduce the effect of display dissipation on reference voltage drift by about 50%.

The change in LED brightness caused by the resistor is almost unnoticeable as more segments turn off. If display brightness remaining steady is very important to the designer, a diode may be used instead of the resistor.

TC7116
TC7116A
TC7117
TC7117A

**3-1/2 DIGIT ANALOG-TO-DIGITAL
CONVERTERS WITH HOLD**

**Figure 17. TC7117/TC7117A Output Current vs Output Voltage**

Figure 18. Diode or Resistor Limits Package Power Dissipation

▽ **TELCOM SEMICONDUCTOR, INC.**