



## **Advanced Information**

April 2000

### DESCRIPTION

The 5504 is a low cost, high performance direct conversion receiver (DCR) specifically designed for digital wireless applications. The DCR architecture provides a receiver design with fewer external components than the conventional dual conversion approach. The 5504 is designed to operate over an input frequency range of 950 to 2150 MHz. The device accepts an input signal in this frequency range and down converts directly to baseband. The local oscillator signal is generated by a completely integrated phase lock loop that is fully programmable through a standard serial port interface.


### **FEATURES**

- Wideband I/Q demodulator
  - RF input 950 to 2150 MHz
  - External lowpass filter
  - Integrated post-filter baseband drivers
- Integrated VCO and frequency synthesizer
- AGC Amplifier

### APPLICATIONS

- Digital Satellite
- VSAT Receivers

### **BLOCK DIAGRAM**



#### FUNCTIONAL DESCRIPTION

#### **AGC Amplifier**


The 5504 RF input can be driven differentially or single ended. The *RFp* and *RFn* inputs are selfbiasing and are designed to be driven from a 50 Ohm source. For single-ended operation, the *RFn* pin should be AC coupled to analog ground. A gain control input, AGC, provides a 25 dB gain variation with 0V providing minimum gain and 4V providing maximum gain.

#### I/Q Mixer

The AGC amplifier drives the RF port of two identical double balanced mixers. The LO ports of these mixers are driven from an on-chip quadrature network.


#### Low Pass Filtering and Buffering

Following each mixer, a buffer amplifier is provided for driving an external passive low-pass filter. The nominal output impedance for IO1 and Q01 is 50 ohms. A second high impedance buffer amplifier is provided (*IIN* or *QIN*) for additional gain and isolation after the filter. The figure below shows a typical filter designed for 20 Megasymbol per second operation:



#### **Dual VCO**

The 5504 uses two VCOs to cover the entire specified tuning range. Both VCOs use nearly identical architecture with the only difference being slight design modifications to optimize the range of operation. The lower range VCO requires an external resonator that supports a tuning range of 950 to 1473 MHz. The higher range VCO requires a similar resonator with inductor values designed to support the range of 1390 to 2150 MHz. A typical lumped-element resonator circuit incorporating varactor tuning is shown in the following figure:




Note: A separate resonator circuit is required for each oscillator


#### **PLL Synthesizer**

The synthesizer derives its reference from a source which can be either an externally derived clock or an external crystal coupled to the internal oscillator. This source drives a programmable reference divider with 15 preset divide ratios from 2 to 320. This divider output provides the PLL reference by driving one input of a phase/frequency detector. The VCO output drives a divider chain incorporating a variable modulus prescaler and divider. The divider is programmed by a 17-bit control word. This divider chain output drives the other input of the phase/frequency detector.

#### Loop Filter

The phase/frequency detector interface consists of two ports, *FILN* and *EON*. The *EON* drives the base of an external NPN transistor, and the *FILN* provides a feedback path for the loop filter elements. The external transistor permits VCO tune voltages of greater than 30V and also provides the final stage of the loop amplifier. Below is shown a typical loop filter:





**DCR Application Drawing** 

## **PIN DESCRIPTIONS**

#### ANALOG PINS

NAME	TYPE	DESCRIPTION
RFP, RFN	I	RF inputs: balanced differential inputs to the receiver. The input signals placed on this line are amplified with a variable gain amplifier before being passed to the I/Q demodulator.
AGC	I	Automatic gain control input. A voltage from 0 to 4 volts on this pin varies the input amplifier gain from minimum to maximum. The gain increase is 25 dB typical
Eon, Filn	I/O	External loop filter interface. <i>Eon</i> drives the base of an external common emitter transistor. <i>Filn</i> is the feedback input from the loop filter capacitor.
XTLP, XTLN	I	Reference crystal input. An external crystal connected between these pins establishes the reference frequency for the PLL synthesizer. Following this oscillator is a programmable divider that establishes the synthesizer step size.
102, QO2	0	Baseband outputs. These typically drive an A/D converter prior to digital demodulation and processing.
IO1, QO1	0	I and Q channel outputs to external low pass filter. An external series resistor can be connected between this output and the filter to provide the source match.
IIN, QIN	I	I and Q channel inputs from external low pass filter. These are high impedance inputs (>5000 $\Omega$ ). The low pass filter must be designed for low input and high output impedance.
Rxt	I	External reference resistor. This resistor is connected to ground and must be 7.68k $\pm$ 1%. It is used as a reference for internal bias currents.
RSHP, RSHN	I	High range VCO resonator inputs
RSLP, RSLN	I	Low range VCO resonator inputs

#### **DIGITAL PINS**


Din	I/O	I2C data. This signal is connected to the I2C internal block. An external resistor
		(typically 2.2 k $\Omega$ ) is connected between Din and Vcc for proper operation
Dclk	I	I2C clock Input. <i>Dclk</i> should nominally be a square wave with a maximum frequency of 400kHz. SCL is generated by the system I2C master.

#### **POWER PINS**

VPA1, VPA3a, VPA3b, VPA4, VPA5a, VPA5b, VPA6	Ι	Analog Vcc pins
VPD1, VPD2	I	Digital Vcc pin.
VNA1, VNA3a, VNA3b, VNA4, VNA6, VNA7	Ι	Analog ground pins.
VND1	I	Digital ground pin.
VNS	Ι	Substrate ground pin.

### MICROCONTROLLER SERIAL INTERFACE

### I<sup>2</sup>C REGISTERS: WRITE MODE



S: start bit

A: acknowledge bit

P: stop bit

### TABLE 1: MICROCONTROLLER INTERFACE REGISTER

REGISTER	7(MSB)	6	5	4	3	2	1	0 (LSB)
0	0	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
1	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
2	1	2 <sup>16</sup>	2 <sup>15</sup>	х	R3	R2	R1	R0
3	C1	C0	test1	test0	Pdisab	vco1	vco0	х

#### **DESCRIPTION OF INTERNAL REGISTERS**

Register 0	VCO divide ratio, bits 14 through 8, msb always set to 0
------------	--

Register 1 VCO divide ratio, bits 7 through 0

Register 2 msb not used. Always set to 1

VCO divide ratio, bits 16 and 15

R3, R2, R1, R0 Reference division ratio, as shown in following table:

R3 R2 R1 R0	Reference division ratio
0000	2
0001	4
0010	8
0011	16
0100	32
0101	64
0110	128
0111	256
1000	Undefined
1001	5
1010	10
1011	20
1100	40
1101	80
1110	160
1111	320

Register 3 C1, C0

Phase detector current control, as shown in following table:

ipump word C1 C0	Phase Detector charge current μA
0 0	100
0 1	200
10	300
11	400

test0, test1	Test point select as shown in following table:						
	test1	test0	tp1	tp2			
	0	0	disabled	disabled			
	0	1	pump up	pump down			
	1	0	M cnt	N cnt			
	1	1	prescaler	modulus			
Pdisab	Phase	detector	disable (1 = dis	sable, 0 = enable)			
(vco0, vco1) V	(vco0, vco1) Vco select word as shown in following table:						
	vco1	vco0	Low band VCC	) High band VCO			
	0	0	disabled	disabled			

0	1	enabled	disabled
1	0	disabled	enabled
1	1	undefined	undefined

### ABSOLUTE MAXIMUM RATINGS

Operation beyond maximum rating may permanently damage the device.

PARAMETER	RATING
Storage temperature	-55 to 150 °C
Junction operating temperature	+110 °C
Positive supply voltage (Vp)	-0.3 to 6V
Voltage applied to any pin	-0.3V to VCCn+0.3V

#### TARGET SPECIFICATIONS

Unless otherwise specified:  $0^{\circ} < Ta < 70 \text{ °C}$ ; positive power supply (VCCn) = +5.0 V ±5%.


#### **OPERATING CHARACTERISTICS**

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Supply current	All outputs loaded		120	150	mA
Digital I/O Characteristics (D	in, Dclk)				
High level input voltage		2		Vcc+0.3	V
Low level input voltage		Gnd - 0.3		0.8	V
High level input current	Vin = Vcc - 1.0V			100	uA
Low level input current	Vin = 1.0V			- 400	uA
Receiver Characteristics Un	less otherwise noted, input source imp	edance is 75	Ω		
Input impedance, RFp	RFn bypassed to ground with 100 pf	40	70	100	Ω
Input signal range		-50		-28	dBm
Input frequency range		950		2150	MHz
AGC Range	$0V < V_{AGC} < 4V$	22	25		dB
AGC Control Input current	0V < Vagc < 4V		7	10	uA
DCR Max. Gain, Lower Band Range	Fin = 950 MHz, AGC = 4V, Gain measured from RFp to IO2/Q02	50			dB
DCR Max. Gain, Upper Band Range	Fin = 2150 MHz, AGC = 4V, Gain measured from RFp to IO2/Q02	49			dB
Noise figure	Measured at maximum gain		15	18	dB
2 <sup>nd</sup> order IIP	Vrf_in = -28 dBm/tone	10	12		dBm
3 <sup>rd</sup> order IIP	Vrf_in = -28 dBm/tone	-4	-2		dBm
Lo Leakage	Measured at RFp		-70	-60	dBm
VCO Characteristics					
Tuning range, Low OSC	$L_1 = 8.2 nH L_2 = 27 nH C_1 = 1 pF$	950		1475	MHz
Tuning range, High OSC	$L_1 = 3.9 \text{nH}$ $L_2 = 22 \text{nH}$ $C_1 = .6 \text{pF}$	1380		2150	MHz
Phase Noise	10kHz offset		-78	-75	dBc/Hz
Crystal Characteristics	•	· ·		•	
Frequency		6	8	10	MHz
ESR				100	Ω
Load Capacitance			20		pF

OPERATING CHARACTERI	STICS (continued)				
Low Pass Filter Interface					
IO1, QO1 output impedance		40	50	60	Ω
Filter Loss				1db	
Filter Input Impedance		50		10000	Ω
I and Q Buffer Amplifier (ea	ach output loaded with 4pF ir	parallel with 20k $\Omega$ )			
Input resistance	Freq. = 30 MHz	5000	8000	10000	Ω
Input capacitance	Freq. = 30 MHz		5pf		
Voltage Gain	Freq. = 30 MHz	14	15	16	dB
Output impedance				10	Ω
I/Q output amplitude		0.75	0.5		Vpp
-3dB frequency, Frf-Flo		78	82		MHz
Buffer THD			1%	2%	
Amplitude and Phase Char	acteristics	·			
I/Q quadrature accuracy		-3		+3	degree
I/Q amplitude matching		-1		+1	dB


## PACKAGE PIN DESIGNATIONS

(Top View)



48-TQFP (JEDEC LQFP) 5504-CGT

### **MECHANICAL DRAWING**



## 48-Lead Thin Quad Flatpack (JEDEC LQFP)

Note: Controlling dimensions are in mm

PART DESCRIPTION	ORDER NO.	PACKAGE MARK
5504 DCR Direct Conversion Receiver	5504-CGT	5504-CGT

Advanced Information: The Advanced Information data sheet is to be approved for Beta Site and advanced customer information purposes only. It is not intended to replace the electrical specification for the specific device it represents. This document will be updated and converted into a Final (Preliminary Data Sheet) upon completion of Design Engineering Validation. Design Engineering should review this documentation for its accuracy to the definition and the design goals for the product it represents.

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation, and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Purchase of  $I^2C$  components of TDK Corporation or one of its sublicensed Associated Companies conveys a license under the Philips  $I^2C$  Patent Rights to use these components in an  $I^2C$  system, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

TDK Semiconductor Corp., 2642 Michelle Dr., Tustin, CA 92780, (714) 508-8800, FAX (714) 508-8877, http://www.tsc.tdk.com

©2000 TDK Semiconductor Corporation