

April 2000

### **DESCRIPTION**

The 73K222AL is a highly integrated single-chip modem IC which provides the functions needed to construct a CCITT V.22, V.21 and Bell 212A compatible modem, capable of 1200 bit/s full-duplex operation over dial-up lines. The 73K222AL is an enhancement of the 73K212L/AL single-chip modem which adds V.22 and V.21 modes to the Bell 212A and 103 operation of the 73K212AL. In Bell 212A mode, the 73K222AL provides the normal Bell 212A and 103 functions and employs a 2225 Hz answer tone. The 73K222AL in V.22 mode produces either 550 or 1800 Hz guard tone, recognizes and generates a 2100 Hz answer tone, and allows 600 bit/s V.22 or 0300 bit/s V.21 operation. The 73K222AL integrates analog, digital, and switched-capacitor array functions on a single substrate, offering excellent performance and a high level of functional integration in a single 28-pin DIP, PLCC and 44-pin TQFP configuration. The 73K222AL operates from a single +5V supply. The 73K222AL is a new version replacing the 73K222L. The 73K222AL should be specified for all new designs.


The 73K222AL includes the DPSK and FSK modulator/demodulator functions, call progress and handshake tone monitor and a tone generator capable of tone required for European applications.

(continued)

### **FEATURES**

- One-chip CCITT V.22, V.21, Bell 212A and Bell 103 standard compatible modem data pump
- Full-duplex operation at 0-300 bit/s (FSK) or 600 and 1200 bit/s (DPSK)
- Pin and software compatible with other TDK Semiconductor Corporation K-Series 1-chip modems
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- · Serial or parallel microprocessor bus for control
- · Serial port for data transfer
- Both synchronous and asynchronous modes of operation including V.22 extended overspeed
- Call progress, carrier, precise answer tone (2100 or 2225 Hz), and long loop detectors
- DTMF, and 550 or 1800 Hz guard tone generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit patterns
- Precise automatic gain control allows 45 dB dynamic range
- CMOS technology for low power consumption using 60 mW @ 5V
- Single +5 volt supply
- PLCC and PDIP packages

#### **BLOCK DIAGRAM**



#### **DESCRIPTION** (continued)

This device supports V.22 (except mode v) and V. 21 modes of operation, allowing both synchronous and asynchronous communications. Test features such as analog loop, digital loop, and remote digital loopback are supported. Internal pattern generators are also included for self-testing. The 73K222AL is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular one-chip microprocessors (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus or serial control bus. An ALE control line simplifies address demultiplexing. Data communications occurs through a separate serial port only.

The 73K222AL is ideal for use in either free standing or integral system modem products where full-duplex 1200 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption and efficient packaging simplify design requirements and increase system reliability. A complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system. The 73K222AL is part of TDK Semiconductor Corporation's K-Series family of pin and function compatible single-chip modem products. These devices allow systems to be configured for higher speeds and Bell or CCITT operation with only a single component change.

### **OPERATION**

### **ASYNCHRONOUS MODE**

Data transmission for the DPSK mode requires that data ultimately be transmitted in a synchronous fashion. The 73K222AL includes ASYNC/SYNC and SYNC/ASYNC converters which delete or insert stop bits in order to transmit data within a  $\pm 0.01\%$  rate. In asynchronous mode the serial data comes from the TXD pin into the ASYNC/SYNC converter. The ASYNC/SYNC converter accepts the data provided on the TXD pin which normally must be 1200 or 600 bit/s  $\pm 1.0\%$ , -2.5%. The converter will then insert or delete stop bits in order to output a signal which is 1200 or 600 bit/s  $\pm 0.01\%$  ( $\pm 0.01\%$  is required synchronous data rate accuracy).

The serial data stream from the ASYNC/SYNC converter is passed through the data scrambler and onto the analog modulator. The data scrambler can be bypassed under processor control when unscrambled data must be transmitted. The ASYNC/SYNC converter and the data scrambler are bypassed in all FSK modes. If serial input data contains a break signal through one character (including start and stop bits) the break will be extended to at least 2 times N + 3 bits

long (where N is the number of transmitted bits/character).

Serial data from the demodulator is passed first through the data descrambler and then through the SYNC/ASYNC converter. The SYNC/ASYNC convertor will reinsert any deleted stop bits and transmit output data at an intra-character rate (bit-to-bit timing) of no greater than 1219 bit/s. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

The SYNC/ASYNC converter also has an extended overspeed mode which allows selection of an overspeed range of either +1% or +2.3%. In the extended overspeed mode, stop bits are output at 7/8 the normal width.

#### **SYNCHRONOUS MODE**

The CCITT V.22 standard defines synchronous operation at 600 and 1200 bit/s. The Bell 212A standard defines synchronous operation only at 1200 bit/s. Operation is similar to that of the asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived signal in internal mode and is connected internally to the RXCLK pin in slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The ASYNCH/SYNCH converter is bypassed when synchronous mode is selected and data is transmitted out at the same rate as it is input.

### **DPSK MODULATOR/DEMODULATOR**

The 73K222AL modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A or V.22 standards. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire telephone line. Transmission occurs using either a 1200 Hz (originate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into dibits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB originate mode) or a

2400 Hz carrier (originate mode or ALB answer mode). The 73K222AL uses a phase locked loop coherent demodulation technique for optimum receiver performance.

#### **FSK MODULATOR/DEMODULATOR**

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. In Bell 103, the standard frequencies of 1270 and 1070 Hz (originate, mark and space) or 2225 and 2025 Hz (answer, mark and space) are used. V.21 mode uses 980 and 1180 Hz (originate, mark and space), or 1650 and 1850Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are bypassed in the 103 or V.21 modes.

#### **PASSBAND FILTERS AND EQUALIZERS**

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals in the receive channel. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering approximates a 75% square root of raised Cosine frequency response characteristic.

#### **AGC**

The automatic gain control maintains a signal level at the input to the demodulators which is constant to within 1 dB. It corrects quickly for increases in signal which would cause clipping and provides a total receiver dynamic range of >45 dB.

### PARALLEL BUS INTERFACE

Four 8-bit registers are provided for control, option select and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as four consecutive memory locations. Two control registers and the tone register are read/write memory. The detect register is read only and cannot be modified except by modem response to monitored parameters.

#### SERIAL COMMAND INTERFACE

The serial command interface allows access to the 73K222AL control and status registers via a serial command port (22-pin version only). In this mode the A0, A1 and A2 lines provide register addresses for data passed through the data pin under control of the RD and WR lines. A read operation is initiated when the RD line is taken low. The first bit is available after RD is brought low and the next seven cycles of EXCLK will then transfer out seven bits of the selected address LSB first. A write takes place by shifting in eight bits of data LSB first for eight consecutive cycles of EXCLK. WR is then pulsed low and data transferred into the addressed register occurs on the rising edge of WR. This interface mode is also supported in the 28-pin packages. See serial control interface pin description.

#### SPECIAL DETECT CIRCUITRY

The special detect circuitry monitors the received analog signal to determine status or presence of carrier, call-progress tones, answer tone and weak received signal (long loop condition). unscrambled mark request signal is also detected when the received data out of the DPSK demodulator before the descrambler has been high for 165.5 ms  $\pm$  6.5 ms minimum. The appropriate detect register bit is set when one of these conditions changes and an interrupt is generated for all purposes except long loop. The interrupts are disabled (masked) when the enable interrupt bit is set to 0.

### **DTMF GENERATOR**

The DTMF generator will output one of 16 standard tone pairs determined by a 4-bit binary value and TX DTMF mode bit previously loaded into the tone register. Tone generation is initiated when the DTMF mode is selected using the tone register and the transmit enable (CR0 bit D1) is changed from 0 to 1.

### **PIN DESCRIPTION**

### **POWER**

NAME	28-PIN	TYPE	DESCRIPTION
GND	28		System Ground.
VDD	15	I	Power supply input, 5V ±10%. Bypass with 0.1 and 22 $\mu F$ capacitors to GND.
VREF	26	0	An internally generated reference voltage. Bypass with 0.1 $\mu\text{F}$ capacitor to ground.
ISET	24	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M $\Omega$ resistor. ISET should be bypassed to GND with a 0.1 $\mu$ F capacitor.

### PARALLEL MICROPROCESSOR INTERFACE

ALE	12	I	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on $\overline{\text{CS}}$ .
AD0-AD7	4-11	I/O	Address/data bus. These bidirectional tri-state multiplexed lines carry information to and from the internal registers.
टड	20	I	Chip select. A low on this pin during the falling edge of ALE allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if $\overline{\text{CS}}$ (latched) is not active. The state of $\overline{\text{CS}}$ is latched on the falling edge of ALE.
CLK	1	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset.
ĪNT	17	0	Interrupt. This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset.
RD	14	I	Read. A low requests a read of the 73K222AL internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	25	I	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD.

### PARALLEL MICROPROCESSOR INTERFACE (continued)

NAME	28-PIN	TYPE	DESCRIPTION
WR	13	I	Write. A low on this informs the 73K222AL that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of $\overline{WR}$ . No data is written unless both $\overline{WR}$ and the latched $\overline{CS}$ are low.

### SERIAL MICROPROCESSOR INTERFACE

A0-A2	-	I	Register Address Selection. These lines carry register addresses and should be valid during any read or write operation.
DATA	-	I/O	Serial Control Data. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the $\overline{RD}$ pin. $\overline{RD}$ low outputs data. $\overline{RD}$ high inputs data.
RD	-	I	Read. A low on this input informs the 73K222AL that data or status information is being read by the processor. The falling edge of the $\overline{\text{RD}}$ signal will initiate a read from the addressed register. The $\overline{\text{RD}}$ signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the $\overline{\text{RD}}$ signal is active.
WR	-	I	Write. A low on this input informs the 73K222AL that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse $\overline{\text{WR}}$ low. Data is written on the rising edge of $\overline{\text{WR}}$ .

NOTE: The serial control mode is provided by tying ALE high and  $\overline{\text{CS}}$  low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become the address only. See timing diagrams on page 20.

### PIN DESCRIPTION (continued)

### DTE USER

NAME	28-PIN	TYPE	DESCRIPTION
EXCLK	19	I	External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data applied to on the TXD pin. Also used for serial control interface.
RXCLK	23	0	Receive Clock. The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch the valid output data. RXCLK will be valid as long as a carrier is present.
RXD	22	O/ Weak Pull -up	Received Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	18	0	Transmit Clock. This signal is used in synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In Internal Mode the clock is generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.
TXD	21	I	Transmit Data Input. Serial data for transmission is applied on this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In asynchronous modes (1200/600 bit/s or 300 baud) no clocking is necessary. DPSK data must be 1200/600 bit/s +1%, -2.5% or +2.3%, -2.5 % in extended overspeed mode.

### **ANALOG INTERFACE AND OSCILLATOR**

RXA	27	I	Received modulated analog signal input from the telephone line interface.								
TXA	16	0	Transmit analog output to the telephone line interface.								
XTL1 XTL2	2 3		These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel mode crystal. Load capacitors should be connected from XTL1 and XTL2 to Ground. XTL2 can also be driven from an external clock.								

#### **REGISTER DESCRIPTIONS**

Four 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0, A1 and A2 address lines in serial mode, or the AD0, AD1 and AD2 lines in parallel mode. In parallel mode the address lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and the

73K222AL internal state. DR is a detect register which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. All registers are read/write except for DR which is read only. Register control and status bits are identified below:


#### **REGISTER BIT SUMMARY**

		ADDRESS				DATA BI	T NUMBER			
REGISTE	ER	AD2 - AD0	D7	D6	D5	D4	D3	D2	D1	D0
CONTROL REGISTER 0	CR0	000	MODULATION OPTION	0	TRANSMIT MODE 3	TRANSMIT Mode 2	TRANSMIT Mode 1	TRANSMIT Mode 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE
CONTROL REGISTER 1	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS SCRAMBLER	CLK CONTROL	RESET	TEST MODE 1	TEST Mode 0
DETECT REGISTER	DR	010	х	x	RECEIVE DATA	UNSCR. Marks	CARRIER DETECT	ANSWER TONE	CALL PROGRESS	LONG LOOP
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2	DTMF1/ OVERSPEED	DTMF0/ GUARD/ ANS TONE
CONTROL REGISTER 2	CR2	100	x	x	x [	THESE	REGISTER LOCA	ATIONS ARE RE	SERVED FOR	] x
CONTROL REGISTER 3	CR3	101	х	х	х	USE	х			
ID REGISTER	ID	110	ID	ID	ID	ID	х	х	х	х

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

X = Undefined, mask in software

#### **REGISTER ADDRESS TABLE**



00XX = 73K212AL, 322L, 321L 01XX = 73K221AL, 302L

10XX = 73K222AL, 222BL 1100 = 73K224L

1110 = 73K324L 1111 = 73K224BL 1101 = 73K324BL

X = Undefined, mask in software

### **CONTROL REGISTER 0**

CR0	D7	D6		D5		D	4	D3	D2	D1	D0																																																	
000	MODUL. OPTION	0		ANSMI ODE 3	Т	TRAN MOE		TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE																																																	
BIT NO	).	NAME		С	ONI	OITIO	N	DESCRIPTION	N																																																			
D0		Answer/ Originat				0		Selects answer mode (transmit in high band, receive in low band).																																																				
						1		Selects original high band).	ate mode (tra	ansmit in low ba	and, receive in																																																	
D1	D1 Transmit Enable					0		Disables trans	mit output at	TXA.																																																		
				1		Enables transi Note: TX Ena and DTMF Tra	ble must be	TXA. set to 1 to allow	/ Answer Tone																																																			
D5, D4	,D3, D2	Transmi	it	D5	D4	D3	D2			All functions d	isabled except																																																	
Mode 0 0						0	0	digital interfac	e.																																																			
			0	0	0	1	internally der appearing at TXCLK. Rece	ternal synchronous mode. In this mode TXCLK is a ternally derived 1200 Hz signal. Serial input da opearing at TXD must be valid on the rising edge XCLK. Receive data is clocked out of RXD on the liling edge of RXCLK.																																																				
				0	0	1	0	internal synch	ronous, but T , and a 1200	is identical to ected internally clock must be																																																		
			0	0	1	1		modes. TXC	. Same opera CLK is connecte e.																																																			
																																																_								0 1 0 0 Selects PSK asynchronous n (1 start bit, 6 data bits, 1 stop bi			de - 8 bits/character	
																																																				0	1			0	1	Selects PSK (1 start bit, 7 c		us mode - 9 op bit).
																						0 1			1	1	0	Selects PSK (1 start bit, 8 c		us mode - 10 op bit).	bits/character																													
					1	1	1	Selects PSK asynchronous mode - 11 bits/chal (1 start bit, 8 data bits, Parity and 1 or 2 stop bits).																																																				
				1	1	0	0	Selects FSK o	peration.																																																			
D6						0		Not used; mus	st be written a	as a "0."																																																		

### CONTROL REGISTER 0 (continued)

CR0	D7	D6	D6			D4	D3	D2	D1	D0		
000	MODUL. OPTION	0		ANSMIT ODE 3		ANSMIT ODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE		
BIT NO	).	NAME	СО	NDIT	ION	DESCRIPTION						
D7		Modulation	D7	D5	D4	Selects:						
		Option		0	0	Χ	DPSK mode a	at 1200 bit/s.				
				1	0	Χ	DPSK mode a	nt 600 bit/s.				
				0	1	1	FSK Bell 103 mode.					
				1	1	1	FSK CCITT V.21 mode.					
							X = Don't care					

### **CONTROL REGISTER 1**

	D7	D6	D5			D4	D3	D2	D1	D0		
CR1 001	TRANSM PATTERI 1		DETE	ENABLE DETECT INTER.		DETECT SCF		PASS RAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
BIT NO	NAME	DITIO	N	DESC	RIPTION							
D1, D0		Test Mode	D1	D0								
			0 0 Selects normal operating mode.									
			0	1		Analog loopback mode. Loops the transmitted analog signal back to the receiver, and causes the receiver to use the same center frequency as the transmitter. To squelch the TXA pin, transmit enable must be forced low.						
			1	0		back t	•	ita internally	Received da , and RXD is			
			1	1					ternally loops			
D2		Reset		0		Select	s normal ope	ration.				
				1		Resets modem to power down state. All contro register bits (CR0, CR1, Tone) are reset to zero. The output of the CLK pin will be set to the crystal frequency						
D3		CLK Control (Clock Control)	0			Selects 11.0592 MHz crystal echo output at CLK pin.						
			1			Selects 16 X the data rate, output at CLK pin in DPSK modes only.						

### CONTROL REGISTER 1 (continued)

	D7		D6	D5		D4	D3	D2	D1	D0		
CR1 001	TRANSM PATTER 1		ANSMIT TTERN 0	ENABLE DETEC INTER	T S	YPASS CRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0		
BIT NO	IT NO. NAME CONDITION DESCRIPTION											
D4		Bypa Scram		0		Select		eration. DPSh	data is pass	sed through		
		1 Selects Scrambler Bypass. Bypass DPS around scrambler in the transmit path.								ta is routed		
D5		Enal		0		Disables interrupt at $\overline{INT}$ pin.						
	Detect  1 Enables INT output. An interrupts will a change in status of DR bits D1-D4 and call progress detect interrupts and TX enable bit is set. Carrier detect in DTMF is activated. All interrupts will device is in power down mode.						D1-D4. The a ots are maske etect is maske	nswer tone d when the ed when TX				
D7, D6	1	Trans		D7	D6	Select	s normal da	ta transmissi	on as contro	lled by the		
		Patte	ern	0	0	state o	state of the TXD pin.					
	0 1						Selects an alternating mark/space transmit pattern for modem testing.					
					0	Select	Selects a constant mark transmit pattern.					
				1	1	Select	Selects a constant space transmit pattern.					

### **DETECT REGISTER**

	D7		D5		D4	D3	D2	D1	D0	
DR 010	Х	Х	RECEIVE DATA	_	SCR. ARK	CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP	
BIT NO	).	NAME	CONDITIO	TION DESCRIPTION						
D0		Long Loop	0		Indicates normal received signal.					
			1		Indicates low received signal level.					
D1		Call_Progress	0		No cal	l progress to	ne detected.			
		Detect	1		Indicates presence of call progress tones. The call progress detection circuitry is activated by energy in the 350 to 620 Hz call progress band.					

### **DETECT REGISTER** (continued)

DD	D7		D6	D5		D4	D3	D2	D1	D0	
DR 010	Х		Х	RECEIVE DATA		ISCR. CARR. IARK DETECT		ANSWER TONE	CALL PROG.	LONG LOOP	
BIT NO	).		NAME	CONDITIO	N	DESCRIPTION					
D2		An	swer Tone	0		No an	swer tone de	tected.			
			Detect	1		Indicates detection of 2225 Hz answer tone in Bell mode or 2100 Hz in CCITT mode. The device must be in originate mode for detection of answer tone. For CCITT answer tone detection, bit D0 of the Tone Register must be set to a 1.					
D3			Carrier	0 No carrier detected in the receive channel.							
			Detect	1		Indicat chann		has been c	letected in	the receive	
D4			scrambled	0		No un	scrambled m	ark.			
		Ma	ark Detect	1	Indicates detection of unscrambled data. A valid indication requires the be received for > 165.5 ± 6.5 ms.				that unscran		
D5		Re	ceive Data		Continuously outputs the received data stream. The is the same as that output on the RXD pin, but it disabled when RXD is tri-stated.						
D6, D7	,	1	Not Used	Undefined		Not us	ed. Mask in s	software.			

### **TONE REGISTER**

	D7	D6		D5			D4	D3	D2	D1	D0
TR 011	RXD OUTPU CONTR			RANS NSW TON	'ER		DTMF OVER- A			DTMF 0/ ANSWER/ GUARD	
BIT NO	).	NAME		CONI	OITIO	N	DESC	RIPTION			
D0		DTMF 0/	D6	D5	D4	D0	D0 inte	eracts with bits	D6, D5, and	D4 as shown.	
		Answer/ Guard Tone	Х	Χ	1	Χ	Transr	nit DTMF tone	es.		
		Guara Torie	Х	0	0	0	Detects 2225 Hz in originate mode.				
			Х	1	0	0	Transn	nits 2225 Hz i	n answer mod	de (Bell).	
			Х	0	0	1	Detect	s 2100 Hz in	originate mode	Э.	
			Х	1	0	1	Transn	nits 2100 Hz i	n answer mod	le (CCITT).	
			1	0	0	0	Select	1800 Hz gua	rd tone.		
			1	0	0	1	Select 550 Hz guard tone.				
D1		DTMF 1/		D4	D1		D1 interacts with D4 as shown.				
		Overspeed		0	0		Asynchronous DPSK +1.0% -2.5%.				
				0	1		Asynchronous DPSK +2.3% -2.5%.				

### **TONE REGISTER**

	D7	D6		D5			D4	D3		D2	D1			D0
TR 011	RXD OUTPUT CONTR.	TRANSMIT GUARD TONE		NSM SWEF NE		TRAI DTM	NSMIT F	DTMF 3	DTM	IF 2	DTMF OVER- SPEED		AN:	MF 0/ SWER/ ARD
BIT NO	<b>D</b> .	NAME	С	OND	ITIO	N	DESC	RIPTION	•		•	•		
D3, D2 D1, D0		DTMF 3, 2, 1, 0	D3 0 1	D2 0 1	D1 0 1	D0 0 1	transm	ms 1 of hitted when e set. Tone	TX DT	MF ar	nd TX en	able b		
								BOARD IVALENT	D3	TMF C D2 C		TON LO		HIGH
								1	0		) 1	69	7	1209
								2	0		1 0	69		1336
ļ		i						3	0		1 1	69		1477
								4	0		0 0	77		1209
								5	0		) 1	77		1336
] 								7	0		1 0 1 1	77 85		1477 1209
								8	1		0 0	85		1336
								9	<u>·</u> 1		) 1	85		1477
<u> </u>								0	<u>·</u> 1		1 0	94		1336
								*	1		1 1	94		1209
								#	1	1 (	0 0	94	1	1477
ĺ	j							Α	1	1 (	) 1	69	7	1633
								В	1	1	1 0	77	0	1633
ļ								С	1	1	1 1	85	2	1633
								D	0	0 (	0 0	94	1	1633
D4		Transmit		(	)		Disable	e DTMF.						
		DTMF		•	1		Activates DTMF. The selected DTMF tones are transmitted continuously when this bit is high. TX DTMF overrides all other transmit functions.							
D5		Transmit	D5	D	4	D0	D5 interacts with bits D4 and D0 as shown.							
		Answer Tone	0	(	)	Χ	Disabl	es answer to	ne ge	nerato	r.			
			1	(	)	O Enables answer tone generator. A 2225 Hz will be transmitted continuously when t Enable bit is set in CR0. The device must mode.			en th	e 7	ransmit			
			1	(	)	1	Likewi	se a 2100 H	z ansv	ver ton	e will be	transr	nitte	d.

### TONE REGISTER (continued)

	D7	D6	D5	D5 D4		D3	D2	D1	D0	
TR 011	RXD OUTPU CONTR		TRANSMIT ANSWER TONE		NSMIT TMF	DTMF 3	DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ ANSWER/ GUARD	
BIT NO	).	NAME	CONDITIO	N	DESCRIPTION					
D6		Transmit	0		Disabl	es guard tone	e generator.			
		Guard Tone	1 Enables guard tone generator (See D0 for s guard tones).				selection of			
D7		RXD Output	0	0 Enables RXD pin. Receive data will be output on F						
		Control	1		Disables RXD pin. The RXD pin reverts to a impedance with internal weak pull-up resistor.					

### **ID REGISTER**

ID	D7	D6			D5			D4	D3	D2	D1	D0		
110	ID	ID			ID			ID	Х	X X X				
BIT NO	D.	NAME		С	ONE	OITIO	N	DESCRIPTION						
			I	D7	D6	D5	D4	Indicat	es Device:					
D7, D6	5, D5, D4	Device		0	0	Χ	Χ	73K21	2AL, 73K321	L, 73K322L				
		Identification	n	0	1	Χ	Χ	73K221AL or 73K302L						
		Signature		1	0	Χ	Χ	73K22	2AL, 73K222	2BL				
				1	1	0	0	73K22	4L					
				1	1	1	0	73K32	4L					
				1	1	1	1	73K22	4BL					
				1	1	0	1	73K32	4BL					
D3-D0		Not Used	U	Jnde	fine	d		Mask in software						

### **ELECTRICAL SPECIFICATIONS**

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING
VDD Supply Voltage	7V
Storage Temperature	-65 to 150°C
Soldering Temperature (10 sec.)	260°C
Applied Voltage	-0.3 to VDD + 0.3V

Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD Supply voltage		4.5	5	5.5	V
TA, Operating Free-Air Temperature		-40		+85	°C
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01		+0.01	%
External Components (Refer to App	lication section for placement.)				
VREF Bypass Capacitor	(External to GND)	0.1			μF
Bias setting resistor	(Placed between VDD and ISET pins)	1.8	2	2.2	МΩ
ISET Bypass Capacitor	(ISET pin to GND)	0.1			μF
VDD Bypass Capacitor 1	(External to GND)	0.1			μF
VDD Bypass Capacitor 2	(External to GND)	22			μF
XTL1 Load Capacitor	Depends on crystal			40	pF
XTL2 Load Capacitor	characteristics; from pin to GND			20	

### **ELECTRICAL SPECIFICATIONS** (continued)

### DC ELECTRICAL CHARACTERISTICS

(TA =  $-40^{\circ}$ C to  $85^{\circ}$ C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, Supply Current	ISET Resistor = 2 MΩ				
IDDA, Active	CLK = 11.0592 MHz		8	12	mA
IDD1, Power-down	CLK = 11.0592 MHz			4	mA
IDD2, Power-down	CLK = 19.200 KHz			3	mA
Digital Inputs					
VIH, Input High Voltage					
Reset, XTL1, XTL2		3.0		VDD	V
All other inputs		2.0		VDD	V
VIL, Input Low Voltage		0		0.8	V
IIH, Input High Current	VI = VIH Max			100	μΑ
IIL, Input Low Current	VI = VIL Min	-200			μA
Reset Pull-down Current	Reset = VDD	1		50	μA
Input Capacitance	All Digital Input Pins			10	pF
Digital Outputs					
VOH, Output High Voltage	IOH MIN = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO MAX = 1.6 mA			0.4	V
VOL, CLK Output	IO = 3.6 mA			0.6	V
RXD Tri-State Pull-up Current	RXD = GND	-1		-50	μΑ
CMAX, CLK Output	Maximum Capacitive Load			15	pF

### **ELECTRICAL SPECIFICATIONS** (continued)

### **DYNAMIC CHARACTERISTICS AND TIMING**

 $(TA = -40^{\circ}C \text{ to } +85^{\circ}C, VDD = \text{recommended range unless otherwise noted.})$ 

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
PSK Modulator					
Carrier Suppression	Measured at TXA	55			dB
Output Amplitude	TX scrambled marks	-11.5	-10.0	-9	dBm0
FSK Mod/Demod				•	
Output Frequency Error	CLK = 11.0592 MHz	-0.35		+0.35	%
Transmit Level	Transmit Dotting Pattern	-11.5	-10.0	-9	dBm0
Harmonic Distortion in 700-2900 Hz band	THD in the alternate band DPSK or FSK		-60	-50	dB
Output Bias Distortion	Transmit Dotting Pattern in ALB @ RXD		±8		%
Total Output Jitter	Random Input in ALB @ RXD	-15		+15	%
DTMF Generator					
Frequency Accuracy		-0.25		+0.25	%
Output Amplitude	Low Band, DPSK Mode	-10	-9	-8	dBm0
Output Amplitude	High Band, DPSK Mode	-8	-7	-6	dBm0
Twist	High-Band to Low-Band, DPSK Mode	1.0	2.0	3.0	dB
Long Loop Detect	DPSK or FSK	-38		-28	dBm0
Dynamic Range	Refer to Performance Curves		45		dB
Call Progress Detector					
Detect Level	2-Tones in 350-600 Hz band	-34		0	dBm0
Reject Level	2-Tones in 350-600 Hz band			-41	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	27		80	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	27		80	ms
Hysteresis		2			dB

NOTE: Parameters expressed in dBm0 refer to the following definition:

0 dB loss in the Transmit path to the line.

2 dB gain in the Receive path from the line.

Refer to the Basic Box Modem diagram in the Applications section for the DAA design.

### **DYNAMIC CHARACTERISTICS AND TIMING (continued)**

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Carrier Detect	DPSK or FSK	•		•	•
Threshold	Receive data	-49		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	15		45	ms
Hysteresis	Single tone detected	2	3.0		dB
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		24	ms
Answer Tone Detector	·				
Detect Level	Not in V.21 mode	-49.5		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	20		45	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		30	ms
Detect Frequency Range		-2.5		+2.5	%
Output Smoothing Filter		•		•	•
Output load	TXA pin; FSK Single	10			kΩ
	Tone out for THD = -50 db in 0.3 to 3.4 kHz			50	pF
Spurious Frequency Comp.	Frequency = 76.8 kHz			-39	dBm0
	Frequency = 153.6 kHz			-45	dBm0
TXA pin Output Impedance			200	300	Ω
Clock Noise	TXA pin; 76.8 kHz			1.0	mVrms
Carrier VCO		•		•	•
Capture Range	Originate or Answer	-10		+10	Hz
Capture Time	-10 Hz to +10 Hz Carrier Frequency Change Assum.		40	100	ms
Recovered Clock	·				
Capture Range	% of frequency center frequency (center at 1200 Hz)	-625		+625	ppm
Data Delay Time	Analog data in at RXA pin to receive data valid at RXD pin		30	50	ms


### **DYNAMIC CHARACTERISTICS AND TIMING (continued)**


PARAMETER		CONDITION	MIN	NOM	MAX	UNIT
<b>Guard Tone Generator</b>				•		
Tone Accuracy		550 Hz				
		1800 Hz	-20		+20	Hz
Tone Level		550 Hz	-4.0	-3.0	-2.0	dB
(Below DPSK Output)		1800 Hz	-7.0	-6.0	-5.0	dB
Harmonic Distortion		550 Hz			-50	dB
700 to 2900 Hz		1800 Hz			-60	dB
Timing (Refer to Timing D	iagrams)					
TAL		CS/Address setup before ALE Low	12			ns
TLA	CS	CS hold after ALE low	0			ns
	ADDR	Address hold after ALE low	10			ns
TLC		ALE Low to RD/WR Low	10			ns
TCL		RD/WR Control to ALE High	0			ns
TRD		Data out from RD Low	0		140	ns
TLL		ALE width	15			ns
TRDF		Data float after RD High			50	ns
TRW		RD width	50			ns
TWW		WR width	50			ns
TDW		Data setup before WR High	15			ns
TWD		Data hold after WR High	12			ns
TCKD		Data out after EXCLK Low			200	ns
TCKW		WR after EXCLK Low	150			ns
TDCK		Data setup before EXCLK Low	150			ns
TAC		Address setup before control*	50			ns
TCA		Address hold after control*	50			ns
TWH		Data Hold after EXCLK	20			


<sup>\*</sup> Control for setup is the falling edge of  $\overline{RD}$  or  $\overline{WR}$ . Control for hold is the falling edge of  $\overline{RD}$  or the rising edge of  $\overline{WR}$ .

NOTE: Asserting ALE,  $\overline{\text{CS}}$ , and  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.

### **TIMING DIAGRAMS**







#### **APPLICATIONS INFORMATION**

#### **GENERAL CONSIDERATIONS**

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split ±5 or ±12 volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent production-ready modem designs.

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface.

The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface 22-pin version can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

#### **DIRECT ACCESS ARRANGEMENT (DAA)**

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5V supply. Because DTMF tones utilize a higher amplitude than

data, these signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

#### **DESIGN CONSIDERATIONS**

TDK Semiconductor's 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.




FIGURE 2: Single 5V Hybrid Version

Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

#### **CRYSTAL OSCILLATOR**

The K-Series crystal oscillator requires a parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within ±0.01% accuracy.

In order for a parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

#### LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modem designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modem should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.1 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency To accomplish this, high speed digital limitations. devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem IC's should have both high frequency and low frequency bypassing as close to the package as possible.

#### **USING THE SERIAL MODE ON THE 73K222AL**

A sensitivity to specific patterns being written to the control registers in the 73K212/221/222AL and 73K222BL modem data pumps has been seen on some parts when used in the serial control interface mode. An alternating pattern followed by its complement can cause the registers to not have the intended data correctly written to the registers. Specifically, if an alternating ..1010.. pattern is followed by its compliment, ..0101.., the register may instead be programmed with a ..0001.. pattern. After analysis, it has been found that any normal programming sequence should not include these steps with one exception, and that is in DTMF dialing. Since any random DTMF sequence could be dialed, there is the potential for these patterns to appear. For example, if a DTMF digit "5", 0101 bin is followed by a DTMF digit "0", 1010 bin, some parts will instead transmit a DTMF digit "8", 1000 bin, in its place. The solution to this problem is to always clear the DTMF bits, D3-D0, between dialed digits. This will not add additional time to dialing since there is ample time between digits when the DTMF bits can be cleared. Previously during the DTMF off time the next digit would be loaded into the TONE register. It is now recommended to first clear bits D3-D0, then the next digit to be dialed is loaded into the DTMF bits. As mentioned earlier, under normal circumstances these patterns would not be programmed for other registers. If for some reason other registers are programmed in such a way that an alternating pattern is followed by its compliment, those bits should be cleared before the complimentary pattern is sent.

This method has been tested over the entire voltage and temperature operating ranges. It has been found to be a reliable procedure to ensure the correct patterns are always programmed.

# MODEM PERFORMANCE CHARACTERISTICS

The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Concord Data Systems 224 as the reference modem. A 511 pseudo-random-bit

pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.


#### BER vs. S/N

This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant

operating conditions. Typically, a DPSK modem will exhibit better BER-performance test curves receiving in the low band than in the high band.

#### BER vs. Receive Level


This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.




<sup>\* = &</sup>quot;EQ On" Indicates bit CR1 D4 is set for additional phase equalization.

### **MECHANICAL SPECIFICATIONS**


#### 28-Pin DIP






### **MECHANICAL SPECIFICATIONS** (continued)

### 44-Lead TQFP




### PACKAGE PIN DESIGNATIONS

(Top View)



CAUTION: Use handling procedures necessary for a static sensitive component.



600-Mil 28-Pin DIP 73K222AL-IP 28-Pin PLCC 73K222AL-IH

44-Lead TQFP 73K222AL-IGT

#### ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PACKAGE MARK
73K222AL with Parallel Bus Interface		
28-Pin Plastic Dual In-Line	73K222AL-IP	73K222AL-IP
28-Pin Plastic Leaded Chip Carrier	73K222AL-IH	73K222AL-IH
44-Pin Thin Quad Flat Pack	73K222AL-IGT	73K222AL-IGT

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation, and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

TDK Semiconductor Corporation, 2642 Michelle Drive, Tustin, CA 92780-7019, (714) 508-8800, FAX: (714) 508-8877