## Features

- Synchronous Programmable $\div \mathbf{N}$ Counter N = 3 to 9999 or 15999
- Presettable Down-Counter
- Fully Static Operation
- Mode-Select Control of Initial Decade Counting Function ( $\div 10,8,5,4,2$ )
- Master Preset Initialization
- Latchable $\div$ N Output
- Fanout (Over Temperature Range)
- Standard Outputs $\qquad$ 10 LSTTL Loads
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: $\mathbf{N}_{\mathrm{IL}}=30 \%, \mathrm{~N}_{\mathrm{IH}}=30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$


## Applications

- Communications Digital Frequency Synthesizers; VHF, UHF, FM, AM, etc.
- Fixed or Programmable Frequency Division
- "Time Out" Timer for Consumer-Application Industrial Controls
- AN6374 "Application of the CMOS CD4059A Programmable Divide-by-N Counter in FM and Citizens Band Transceiver Digital Tuners"


## Ordering Information

| PART NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :---: | :---: | :--- | :---: |
| CD74HC4059E | -55 to 125 | 24 Ld PDIP | E24.3 |

NOTE:

1. Wafer and die is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

## Description

The Harris CD74HC4059 are high-speed silicon-gate devices that are pin-compatible with the CD4059A devices of the CD4000B series. These devices are divide-by-N downcounters that can be programmed to divide an input frequency by any number " $N$ " from 3 to 15,999 . The output signal is a pulse one clock cycle wide occurring at a rate equal to the input frequency divide by N . The down-counter is preset by means of 16 jam inputs.
The three Mode-Select Inputs $\mathrm{K}_{\mathrm{a}}, \mathrm{K}_{\mathrm{b}}$ and $\mathrm{K}_{\mathrm{c}}$ determine the modulus ("divide-by" number) of the first and last counting sections in accordance with the truth table shown on Table 1. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section an the last counting section, which consists of flip-flops that are not needed for opening the first counting section. For example, in the $\div 2$ mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If $\div 10$ is desired for the first section, $\mathrm{K}_{\mathrm{a}}$ is set "high", $\mathrm{K}_{\mathrm{b}}$ "high" and $\mathrm{K}_{\mathrm{c}}$ "low". Jam inputs J 1 , J2, J3, and J 4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade ( $\div 10$ ) counters presettable by means of Jam Inputs J5 through J16.
The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25 or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10 ) or 15,999 (when the first counting section divides by 8,4 , or 2 ).

The three decades of the intermediate counter can be preset to a binary 15 instead of a binary 9 , while their place values are still 1,10 , and 100 , multiplied by the number of the $\div \mathrm{N}$ mode. For example, in the $\div 8$ mode, the number from which counting down begins can be preset to:

| 3rd Decade | 1500 |
| :--- | ---: |
| 2nd Decade | 150 |
| 1st Decade | 15 |
| Last Counting Section | 1000 |

The total of these numbers (2665) times 8 equals 12,320. The first counting section can be preset to 7 . Therefore, 21,327 is the maximum possible count in the $\div 8$ mode.

The highest count of the various is shown in the column entitled Extended Counter Range of Table 1. Control inputs $\mathrm{K}_{\mathrm{b}}$ and $\mathrm{K}_{\mathrm{c}}$ can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as $\mathrm{K}_{\mathrm{b}}$ and $\mathrm{K}_{\mathrm{c}}$ both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

The counter should always be put in the master preset mode before the $\div 5$ mode is selected. Whenever the master preset mode is used, control signals $\mathrm{K}_{\mathrm{b}}=$ "low" and $\mathrm{K}_{\mathrm{C}}=$ "low" must be applied for at least 3 full clock pulses.

After Preset Mode inputs have been changed to one of the $\div$ modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Figure 1 illustrates a total count of 3 ( $\div 8$ mode). If the Master Preset mode is started two clock cycles or less before an output pules, the output pulse will appear at the time due. If the Master Preset Mode is not used, the counter jumps back to the "Jam" count when the output pulse appears.

A "high" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "low". If the Latch Enable is "low", the output pulse will remain high for only one cycle of the clock-input signal.

## Pinout

## CD74HC4059

(PDIP)
TOP VIEW


Functional Diagram


TRUTH TABLE

| MODE SELECT INPUT |  |  | FIRST COUNTING SECTION |  |  | LAST COUNTING SECTION |  |  | COUNTER RANGE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | DESIGN | EXTENDED |  |  |  |
| $\mathrm{K}_{\mathrm{a}}$ | $\mathrm{K}_{\mathrm{b}}$ | $\mathrm{K}_{\mathrm{c}}$ |  |  |  | MODE DIVIDES-BY |  | (NOTE 3) <br> JAM INPUTS USED: | MODE DIVIDES-BY |  | (NOTE 3) <br> JAM INPUTS USED: | MAX | MAX |
| H | H | H | 2 | 1 | J1 | 8 | 7 | J2, J3, J4 | 15,999 | 17,331 |
| L | H | H | 4 | 3 | J1, J2 | 4 | 3 | J3, J4 | 15,999 | 18,663 |
| H | L | H | $\begin{gathered} 5 \\ \text { (Note 4) } \end{gathered}$ | 4 | J1, J2, J3 | 2 | 1 | J4 | 9,999 | 13,329 |
| L | L | H | 8 | 7 | J1, J2, J3 | 2 | 1 | J4 | 15,999 | 21,327 |
| H | H | L | 10 | 9 | J1, J2, J3, J4 | 1 | 0 | - | 9,999 | 16,659 |
| X | L | L | Master Preset |  |  | Master Preset |  |  | - | - |

NOTES:
2. $X=$ Don't Care
3. $\mathrm{J} 1=$ Least Significant Bit. J4 $=$ Most Significant Bit.
4. Operation in the $\div 5$ mode ( 1 st counting section) requires going through the Master Preset mode prior to going into the $\div 5$ mode. At power turn-on, $\mathrm{K}_{\mathrm{C}}$ must be "low" for a period of 3 input clock pulses after $\mathrm{V}_{\mathrm{CC}}$ reaches a minimum of 3 V .

## How to Preset the CD74HC/HCT4059 to Desired $\div$ N

The value N is determined as follows:
(EQ. 1)
$\mathrm{N}=(\mathrm{MODE} \dagger)(1000 \times$ Decade 5 Preset $+100 \times$ Decade 4
Preset $+10 \times$ Decade 3 Preset $+1 \times$ Decade 2 Preset) + Decade 1 Preset
$\dagger$ MODE $=$ First counting section divider (10, 8, 5, 4 or 2 )

To calculate preset values for any N count, divide the N count by the Mode. The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1 st decade value.

Preset Value $=\frac{N}{\text { Mode }}$
(EQ. 2)


Program Jam Inputs (BCD)

| 4 | 1 | 5 | 9 |  |  |  | 6 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J1 J2 J3 | J4 | J5 J6 J7 J8 | J9 | J10 | J11 | J12 | J13 | J14 | J15 | J16 |
| L L H | H | H L H L | H | L | L | H | L | H | H | L |

NOTE:
To verify the results, use Equation 1 :
$N=5(1000 \times 1+100 \times 6+10 \times 9+1 \times 5)+4$
$N=8479$

PROGRAM JAM INPUTS (BCD)


FIGURE 1. FUNCTIONAL BLOCK DIAGRAM

Absolute Maximum Ratings


## Thermal Information

Thermal Resistance (Typical, Note 5) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
PDIP Package
60
Maximum Junction Temperature (Hermetic Package or Die) . . . $175^{\circ} \mathrm{C}$
Maximum Junction Temperature (Plastic Package) . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$

## Operating Conditions


Supply Voltage Range, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . 2 V to 6 V
DC Input or Output Voltage, $\mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{O}} \ldots \ldots \ldots . \ldots . . . \mathrm{OV}$ to $\mathrm{V}_{\mathrm{CC}}$
Input Rise and Fall Time

| 2 V | 1000ns (Max) |
| :---: | :---: |
| 4.5 V | 500ns (Max) |
| 6 V | 400ns (Max) |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
5. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | V (V) | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
|  |  |  |  | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
|  |  |  |  | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IH}} \text { or } \\ \mathrm{V}_{\mathrm{IL}} \end{gathered}$ | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
|  |  |  | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
|  |  |  | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
|  |  |  | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OL}}$ | $\stackrel{\mathrm{V}_{\mathrm{IH}} \text { or }}{\mathrm{V}_{\mathrm{IL}}}$ | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
|  |  |  | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | 1 | $\mathrm{V}_{\mathrm{CC}}$ or GND | - | 6 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ICC | $\mathrm{V}_{\mathrm{CC}}$ or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |

Prerequisite for Switching Specifications

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}$ (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  |  | ${ }^{-55}{ }^{\circ} \mathrm{C}$ тO $125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Pulse Width CP | tw | 2 | 90 | - | - | 115 | - | - | 135 | - | - | ns |
|  |  | 4.5 | 18 | - | - | 23 | - | - | 27 | - | - | ns |
|  |  | 6 | 15 | - | - | 20 | - | - | 23 | - | - | ns |
| Setup Time $\mathrm{K}_{\mathrm{b}}, \mathrm{K}_{\mathrm{c}}$ to CP | tsu | 2 | 75 | - | - | 95 | - | - | 110 | - | - | ns |
|  |  | 4.5 | 15 | - | - | 19 | - | - | 22 | - | - | ns |
|  |  | 6 | 13 | - | - | 16 | - | - | 19 | - | - | ns |
| CP Frequency | $\mathrm{f}_{\text {MAX }}$ | 2 | 5 | - | - | 4 | - | - | 4 | - | - | MHz |
|  |  | 4.5 | 27 | - | - | 22 | - | - | 18 | - | - | MHz |
|  |  | 6 | 32 | - | - | 26 | - | - | 21 | - | - | MHz |

Switching Specifications input $t_{r}, t_{f}=6 n s$

| PARAMETER | SYMBOL | TEST CONDITIONS | $V_{C c}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| Propagation Delay, CP to Q | $\mathrm{t}_{\text {PLH, }}$ tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 200 | - | 250 | - | 300 | ns |
|  |  |  | 4.5 | - | - | 40 | - | 50 | - | 60 | ns |
|  |  |  | 6 | - | - | 34 | - | 43 | - | 51 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 17 | - | - | - | - | - | ns |
| Propagation Delay, LE to Q | ${ }_{\text {tPLH }}$, tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 175 | - | 220 | - | 265 | ns |
|  |  |  | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
|  |  |  | 6 | - | - | 30 | - | 37 | - | 45 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 14 | - | - | - | - | - | ns |
| Output Transition Time | $\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 75 | - | 95 | - | 110 | ns |
|  |  |  | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
|  |  |  | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| CP Frequency | $f_{\text {MAX }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 54 | - | - | - | - | - | MHz |
| Input Capacitance | $\mathrm{C}_{1}$ | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 6, 7) | CPD | - | 5 | - | 36 | - | - | - | - | - | pF |

NOTES:
6. $\mathrm{C}_{\text {PD }}$ is used to determine the dynamic power consumption, per package.
7. $P_{D}=C_{P D} V_{C C}{ }^{2} f_{i}+\Sigma C_{L} V_{C C}^{2} f_{0}$ where $f_{i}=$ input frequency, $f_{0}=$ output frequency, $C_{L}=$ output load capacitance, $V_{C C}=$ supply voltage.

## Test Circuits and Waveforms



NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $f_{\text {MAX }}$, input duty cycle $=50 \%$. FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


FIGURE 4. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

