- Fully Synchronous Operation for Counting and Programming
- Internal Carry Look-Ahead Circuitry for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These synchronous 4-bit up/down binary presettable counters feature an internal carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.


These counters are fully programmable; that is, they may be preset to either level. The load-input circuitry allows loading with the carry-enable output of cascaded counters. Because loading is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54ALS169B, SN54AS169A ... J PACKAGE SN74ALS169B, SN74AS169A ... D OR N PACKAGE (TOP VIEW)

SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

	(,	
U/D CLK A C C C C D ENP GND	2 3 4 5 6 7	Ο	16 15 14 13 12 11 10 9	V _{CC} RCO Q _A Q _B Q _C Q _D ENT LOAD

SN54ALS169B, SN54AS169A...FK PACKAGE (TOP VIEW)



NC - No internal connection

The internal carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating. \overline{ENP} and \overline{ENT} inputs and a ripple-carry output (\overline{RCO}) are instrumental in accomplishing this function. Both \overline{ENP} and \overline{ENT} must be low to count. The direction of the count is determined by the level of the up/down (U/\overline{D}) input. When U/\overline{D} is high, the counter counts up; when low, it counts down. \overline{ENT} is fed forward to enable \overline{RCO} . \overline{RCO} , thus enabled, produces a low-level pulse while the count is zero (all inputs low) counting down or maximum (15) counting up. This low-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at \overline{ENP} or \overline{ENT} are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (\overline{ENP} , \overline{ENT} , \overline{LOAD} , or U/\overline{D}) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.


The SN54ALS169B and SN54AS169A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS169B and SN74AS169A are characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDAS125B – MARCH 1984 – REVISED DECEMBER 1994


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



SDAS125B - MARCH 1984 - REVISED DECEMBER 1994



Pin numbers shown are for the D, J, and N packages.




SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

typical load, count, and inhibit sequences

The following sequence is illustrated below:

- 1. Load (preset) to binary 13
- 2. Count up to 14, 15 (maximum), 0, 1, and 2
- 3. Inhibit
- 4. Count down to 1, 0 (minimum), 15, 14, and 13



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Operating free-air temperature range, T _A : SN54ALS169B	–55°C to 125°C
	0°C to 70°C
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

recommended	operating	conditions	

			SNS	54ALS16	69B	SN74ALS169B		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		22	0		40	MHz
tw	Pulse duration, CLK high or low		14			12.5			ns
		A, B, C, or D	20			15			
	Setur time before CLK [↑]	ENP or ENT	25			15			
t _{su}	Setup time before CLK↑	LOAD	20			15			ns
		U/D	28			15			
t _h	Hold time, data after CLK^\uparrow		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN	SN54ALS169B			SN74ALS169B		
PARAMETER	TEST C	TEST CONDITIONS		түр†	MAX	MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = –18 mA			-1.5			-1.5	V
VOH	V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} –2	2		V _{CC} -2	2		V
Vol	V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL		I _{OL} = 8 mA					0.35	0.5	v
Ц	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ЧН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
ICC	V _{CC} = 5.5 V			15	25		15	25	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS125B – MARCH 1984 – REVISED DECEMBER 1994

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V_{CC} = 4.5 V to 5.5 V, C_{L} = 50 pF, R_{L} = 500 Ω , T_{A} = MIN to MAX [†]				
			SN54AL	S169B	SN74AL	S169B		
			MIN	MAX	MIN	MAX		
fmax			22		40		MHz	
^t PLH	CLK		3	20	3	20	20	
^t PHL		RCO	6	25	6	20	ns	
^t PLH	CLK	Any Q	2	20	2	15	ns	
^t PHL	ULK	Ally Q	5	23	5	20	115	
^t PLH		B00	2	16	2	13	ns	
^t PHL	ENT	RCO	3	24	3	16	115	
^t PLH	U/D	RCO	4	22	5	19	ns	
^t PHL	0/0	KCU	5	26	5	19	115	

⁺ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V _I	
Operating free-air temperature range, TA: SN54AS169A	
SN74AS169A .	
Storage temperature range	–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN	54AS16	9A	SN74AS169A		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-2			-2	mA
IOL	Low-level output current				20			20	mA
fclock*	Clock frequency		0		60	0		75	MHz
tw*	Pulse duration, CLK high or low		7.7			6.7			ns
		A, B, C, or D	10			8			
+ *	Setup time before CLK↑	ENP or ENT	10			8			ns
t _{su} *	Setup time before CER I	LOAD	10			8			115
		U/D	14			11			
t _h *	Hold time, data after CLK^\uparrow		2			0			ns
Т _А	Operating free-air temperature		-55		125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54AS169A			SN74AS169A			
		TESTCON	DITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	l _l = -18 mA			-1.2			-1.2	V	
VOH		V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		V	
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 20 mA		0.25	0.5		0.25	0.5	V	
łı	LOAD, ENT, U/D		V ₁ = 7 V			0.2			0.2	mA	
	All others	V _{CC} = 5.5 V,				0.1			0.1		
I	LOAD, ENT, U/D		V _I = 2.7 V			40			40	μA	
ін	All others	$V_{CC} = 5.5 V,$				20			20	μΑ	
1	LOAD, ENT, U/D		$\lambda = 0.4 \lambda$			-1			-1	mA	
ΊL	All others	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.5			-0.5	ША	
10‡		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA	
ICC		V _{CC} = 5.5 V			41	63		41	63	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	ТО (OUTPUT)	VC CL RL TA	UNIT			
			SN54A	S169A	SN74A	S169A	
			MIN	MAX	MIN	MAX	
f _{max} *			60		75		MHz
^t PLH	CLK	RCO	3	17.5	3	16.5	
^t PHL		(LOAD high or low)	2	14	2	13	ns
^t PLH	CLK	Amy O	1	7.5	1	7	
^t PHL	ULK	Any Q	2	14	2	13	ns
^t PLH			1.5	10	1.5	9	ns
^t PHL	ENT	RCO	1.5	10	1.5	9	115
^t PLH	U/D	RCO	2	14	2	12	200
^t PHL	0/D	RCO	2	14.5	2	13	ns

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

\$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS125B - MARCH 1984 - REVISED DECEMBER 1994



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated