
SCLS121B - DECEMBER 1982 - REVISED MAY 1997

- Single Down/Up Count-Control Line
- **Look-Ahead Circuitry Enhances Speed of Cascaded Counters**
- **Fully Synchronous in Count Modes**
- **Asynchronously Presettable With Load** Control
- **Package Options Include Plastic** Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

The 'HC191 are 4-bit synchronous, reversible, up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (rippleclock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock (CLK) input if the count-enable (CTEN) input is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of the down/up (D/ \overline{U}) input. When D/ \overline{U} is low, the counter counts up, and when D/\overline{U} is high, it counts down. SN54HC191 . . . J OR W PACKAGE SN74HC191...D OR N PACKAGE (TOP VIEW)



SN54HC191 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These counters feature a fully independent clock circuit. Change at the control (CTEN and D/U) inputs that modifies the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, each of the outputs can be preset to either level by placing a low on the load (\overline{LOAD}) input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the level of CLK. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

Two outputs are available to perform the cascading function: ripple clock (RCO) and maximum/minimum (MAX/MIN) count. MAX/MIN produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down, or maximum (9 or 15) counting up. RCO produces a low-level output pulse under those same conditions, but only while CLK is low. The counters can be easily cascaded by feeding RCO to CTEN of the succeeding counter if parallel clocking is used, or to CLK if parallel enabling is used. MAX/MIN can be used to accomplish look ahead for high-speed operation.

The SN54HC191 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC191 is characterized for operation from -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS121B - DECEMBER 1982 - REVISED MAY 1997


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.



logic diagram (positive logic)




Pin numbers shown are for the D, J, N, and W packages.

typical load, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Load (preset) to binary 13
- 2. Count up to 14, 15 (maximum), 0, 1, and 2
- 3. Inhibit
- 4. Count down to 1, 0 (minimum), 15, 14, and 13





SCLS121B - DECEMBER 1982 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	\dots -0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	113°C/W
N package	78°C/W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SI SI	SN54HC191		SN74HC191			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vсс	Supply voltage		2	5	6	2	5	6	V
VIH		V _{CC} = 2 V	1.5			1.5			V
	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.5	0		0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V	0		1.35	0		1.35	V
		VCC = 6 V	0		1.8	0		1.8	
٧ı	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t ‡	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		VCC = 6 V	0		400	0		400	
TA	Operating free-air temperature	_	-55		125	-40	•	85	°C

If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121B - DECEMBER 1982 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C			SN54HC191		SN74HC191		UNIT
PARAWETER			vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
V _{OH} V _I = V			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		1 1
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
VoL			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0	·	6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ
C _i			2 V to 6 V		3	10		10		10	pF

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121B - DECEMBER 1982 - REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			\ ,	T _A = 2	25°C	SN54F	IC191	SN74F	C191	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	0	4.2	0	2.8	0	3.3	
fclock	Clock frequency		4.5 V	0	21	0	14	0	17	MHz
			6 V	0	24	0	16	0	19	
			2 V	120		180		150		
		LOAD low	4.5 V	24		36		30		
۱.	Pulse duration		6 V	21		31		26		ns
t _W	i dise duration		2 V	120		180		150		113
		CLK high or low	4.5 V	24		36		30		
			6 V	21		31		26		
			2 V	150		230		188		
		Data before LOAD↑	4.5 V	30		46		38		
			6 V	25		38		32		
			2 V	205		306		255		
		CTEN before CLK↑	4.5 V	41		61		51		
۱.	Setup time		6 V	35		53		44		20
t _{su}	Setup time		2 V	205		306		255		ns
		D/U before CLK↑	4.5 V	41		61		51		
			6 V	35		53		44		
			2 V	150		225		190		
		LOAD inactive before CLK↑	4.5 V	30		45		38		
			6 V	25		38		32		
			2 V	5		5		5		
		Data after LOAD↑	4.5 V	5		5		5		
			6 V	5		5		5		
			2 V	5		5		5		
th	Hold time	CTEN after CLK↑	4.5 V	5		5		5		ns
			6 V	5		5		5		
			2 V	5		5		5		
		D/ U after CLK↑	4.5 V	5		5		5		
			6 V	5		5		5		

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121B - DECEMBER 1982 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


DADAMETER	FROM	то	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T,	_A = 25°C	;	SN54H	IC191	SN74H	IC191	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V	4.2	8		2.8		3.3			
f _{max}			4.5 V	21	42		14		17		MHz	
			6 V	24	48		16		19			
		Any Q	2 V		130	264		396		330		
	LOAD		4.5 V		40	53		79		66		
			6 V		33	45		67		56		
			2 V		135	240		360		300		
	A, B, C, or D	Q_A , Q_B , Q_C , or Q_D	4.5 V		36	48		72		60		
		Or QD	6 V		30	41		61		51		
		RCO	2 V		58	120		180		150		
			4.5 V		17	24		36		30		
			6 V		14	21		31		26		
	CLK	Any Q	2 V		107	192		288		240		
			4.5 V		31	38		58		48		
4 .			6 V		26	32		49		41		
^t pd		MAX/MIN		2 V		123	252		378		315	ns
			4.5 V		39	50		76		63	1	
			6 V		32	43		65		54		
		RCO	2 V		102	228		342		285		
			4.5 V		29	46		68		57	1	
	D/ U		6 V		24	38		59		49		
	D/0		2 V		86	192		288		240		
		MAX/MIN	4.5 V		24	38		58		48		
			6 V		20	32		49		41		
			2 V		50	132		198		165		
	CTEN	RCO	4.5 V		15	26		40		33		
			6 V		13	23		34		28		
			2 V		38	75		110		95		
t _t		Any	4.5 V		8	15		22		19	ns	
			6 V		6	13		19		16		

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	50	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_\Gamma = 6 \ ns$, $t_f = 6 \ ns$.
- C. For clock inputs, $f_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated