SLAS259 – DECEMBER 1999

features

- 10-Bit Voltage Output DAC
- Programmable Settling Time vs Power Consumption 3 µs in Fast Mode
 - **9** μ s in Slow Mode
- Ultra Low Power Consumption: 900 μW Typ in Slow Mode at 3 V 2.1 mW Typ in Fast Mode at 3 V
- Differential Nonlinearity . . . < 0.2 LSB Typ
- Compatible With TMS320 and SPI Serial Ports
- Power-Down Mode (10 nA)

description

The TLV5606 is a 10-bit voltage output digital-toanalog converter (DAC) with a flexible 4-wire serial interface. The 4-wire serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5606 is programmed with a 16-bit serial string containing 4 control and 10 data bits. Developed for a wide range of supply voltages, the TLV5606 can operate from 2.7 V to 5.5 V.

- Buffered High-Impedance Reference Input
- Voltage Output Range ... 2 Times the Reference Input Voltage
- Monotonic Over Temperature
- Available in MSOP Package

applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

		sk pa P vie		(AGE)
DIN [1	υ	8] V _{DD}
SCLK [2		7] OUT
CS [3		6] REFIN
FS [4		5] AGND

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFIN terminal to reduce the need for a low source impedance drive to the terminal.

Implemented with a CMOS process, the TLV5606 is designed for single supply operation from 2.7 V to 5.5 V. The device is available in an 8-terminal SOIC package. The TLV5606C is characterized for operation from 0°C to 70°C. The TLV5606I is characterized for operation from -40° C to 85°C.

AVAILABLE OPTIONS								
	PACKAGE							
TA	SMALL OUTLINE [†] (D)	MSOP† (DGK)						
0°C to 70°C	TLV5606CD	TLV5606CDGK						
-40°C to 85°C	TLV5606ID	TLV5606IDGK						

[†] Available in tape and reel as the TLV5606CDR, TLV5606IDR, TLV5606CDGKR, and the TLV5606IDGKR




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



functional block diagram



Terminal Functions

TERMI	NAL	1/0	DESCRIPTION
NAME	NO.		DESCRIPTION
AGND	5		Analog ground
CS	3	Ι	Chip select. Digital input used to enable and disable inputs, active low.
DIN	1	Ι	Serial digital data input
FS	4	Ι	Frame sync. Digital input used for 4-wire serial interfaces such as the TMS320 DSP interface.
OUT	7	0	DAC analog output
REFIN	6	I	Reference analog input voltage
SCLK	2	Ι	Serial digital clock input
V _{DD}	8		Positive power supply



SLAS259 – DECEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage (V _{DD} to AGND)	
Reference input voltage range	
Digital input voltage range	$\dots \dots $
Operating free-air temperature range, T _A : TLV5606C	0°C to 70°C
	40°C to 85°C
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		N	IN	NOM	MAX	UNIT
	$V_{DD} = 5 V$	4	4.5	5	5.5	V
Supply voltage, V _{DD}	$V_{DD} = 3 V$:	2.7	3	5 5.5 3 3.3 0.8 8 V _{DD} -1.5 4 V _{DD} -1.5	V
High-level digital input voltage, VIH	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$		2			V
Low-level digital input voltage, VIL	$V_{DD} = 2.7 V \text{ to } 5.5 V$				0.8	V
Reference voltage, Vref to REFIN terminal	$V_{DD} = 5 V$ (see Note 1)	AGI	١D	2.048	V _{DD} -1.5	V
Reference voltage, Vref to REFIN terminal	V _{DD} = 3 V (see Note 1)	AGI	١D	1.024	V _{DD} -1.5	V
Load resistance, RL			2	10		kΩ
Load capacitance, CL					100	pF
Clock frequency, fCLK					20	MHz
On another for a single sector of T	TLV5606C		0		70	°C
Operating free-air temperature, T _A	TLV5606I	-	40		85	°C

NOTE 1: Due to the x2 output buffer, a reference input voltage $\geq V_{DD/2}$ causes clipping of the transfer function.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

power supply

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
			V_{DD} = 5 V, VREF = 2.048 V, No load,	Fast		0.9	1.35	mA
IDD Power supply current	Power supply current		All inputs = AGND or V_{DD} , DAC latch = 0x800	Slow		0.4	0.6	mA
	r ower supply current			Fast		0.7	1.1	mA
		All inputs = AGND or V_{DD} , DAC latch = 0x800	Slow		0.3	0.45	mA	
	Power down supply current (see Figure	12)				10		nA
PSRR	Zero scale		See Note 2			-80		dD
FSRR	Power supply rejection ratio	Full scale	See Note 3			-80		dB
	Power on threshold voltage, POR					2		V

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V_{DD} and is given by: PSRR = 20 log [($E_{ZS}(V_{DD}max) - E_{ZS}(V_{DD}min)$)/V_{DD}max]

3. Power supply rejection ratio at full scale is measured by varying V_{DD} and is given by:

 $PSRR = 20 \log [(E_G(V_{DD}max) - E_G(V_{DD}min))/V_{DD}max]$



SLAS259 – DECEMBER 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

static DAC specifications R_I = 10 kΩ, C_I = 100 pF

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			10	10	bits
INL	Integral nonlinearity	See Note 4		±0.5	±1.5	LSB
DNL	Differential nonlinearity	See Note 5		±0.2	± 1	LSB
Ezs	Zero-scale error (offset error at zero scale)	See Note 6			±10	mV
	Zero-scale-error temperature coefficient	See Note 7		10		ppm/°C
EG	Gain error	See Note 8			±0.6	% of FS voltage
	Gain-error temperature coefficient	See Note 9		10		ppm/°C

NOTES: 4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

7. Zero-scale-error temperature coefficient is given by: E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/V_{ref} × 10⁶/(T_{max} - T_{min}).

8. Gain error is the deviation from the ideal output ($2V_{ref} - 1 LSB$) with an output load of 10 k Ω excluding the effects of the zero-error.

9. Gain temperature coefficient is given by: $E_G TC = [E_G(T_{max}) - E_G(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$.

output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Voltage output range	$R_L = 10 k\Omega$	0		AV _{DD} -0.1	V
	Output load regulation accuracy	R _L = 2 kΩ, vs 10 kΩ		0.1	±0.25	% of FS voltage

reference input (REF)

	PARAMETER	TEST CONDITIONS	6	MIN	TYP	MAX	UNIT
VI	Input voltage range			0		V _{DD} -1.5	V
RI	Input resistance				10		MΩ
Cl	Input capacitance						pF
	Reference input bandwidth		Slow		525		kHz
	Reference input bandwidth	REFIN = $0.2 V_{pp} + 1.024 V dc$	Fast		1.3		MHz
	Reference feed through	REFIN = 1 V _{pp} at 1 kHz + 1.024 V d	c (see Note 10)		-75		dB

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.

digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ι _Η	High-level digital input current	$V_{I} = V_{DD}$			±1	μΑ
١ _{IL}	Low-level digital input current	$V_{I} = 0 V$			±1	μA
Cl	Input capacitance			3		pF



SLAS259 – DECEMBER 1999

operating characteristics over recommended operating free-air temperature range (unless otherwise noted)

analog output dynamic performance

	PARAMETER	TES	ST CONDITIONS		MIN	TYP	MAX	UNIT		
+ (===)	Output settling time, full scale	$R_L = 10 k\Omega$,	C _L = 100 pF,	Fast		3	5.5			
^t s(FS)	Output setting time, full scale	See Note 11		Slow		9	20	μs		
t (00)	Output settling time, code to code	R _L = 10 kΩ,	C _L = 100 pF,	Fast		1		μs		
^t s(CC)	Output settling time, code to code	See Note 12	See Note 12	See Note 12		Slow		2		μs
SR	Slew rate	R _L = 10 kΩ,	C _L = 100 pF,	Fast		3.6		V/µs		
J SK	Slew fale	See Note 13		Slow		0.9		v/µs		
	Glitch energy	Code transition	from 0x7FF to 0x80	0		10		nV–s		
S/N	Signal to noise					62		dB		
S/(N+D)	Signal to noise + distortion		fout = 1.1 kHz ,			60		dB		
THD	Total harmonic distortion	$R_{L} = 10 \text{ k}\Omega_{2},$ BW = 20 kHz	R _L = 10 kΩ, C _L = 100 pF, BW = 20 kHz			-61		dB		
	Spurious free dynamic range					68		dB		

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x080 to 0x3FF or 0x3FF to 0x080. Not tested, ensured by design.

12. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Code change from 0x1FF to 0x200. Not tested, ensured by design.

13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

digital input timing requirements

		MIN	NOM	MAX	UNIT
^t su(CS–FS)	Setup time, $\overline{\text{CS}}$ low before FS \downarrow	10			ns
^t su(FS–CK)	Setup time, FS low before first negative SCLK edge	8			ns
^t su(C16–FS)	Setup time, sixteenth negative edge after FS low on which bit D0 is sampled before rising edge of FS $$	10			ns
^t su(C16–CS)	Setup time, sixteenth positive SCLK edge (first positive after D0 is sampled) before \overline{CS} rising edge. If FS is used instead of the sixteenth positive edge to update the DAC, then the setup time is between the FS rising edge and \overline{CS} rising edge.	10			ns
t _{wH}	Pulse duration, SCLK high	25			ns
t _{wL}	Pulse duration, SCLK low	25			ns
^t su(D)	Setup time, data ready before SCLK falling edge	8			ns
^t h(D)	Hold time, data held valid after SCLK falling edge	5			ns
^t wH(FS)	Pulse duration, FS high	20			ns



SLAS259 – DECEMBER 1999







Figure 1. Timing Diagram




TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS






SLAS259 - DECEMBER 1999


TYPICAL CHARACTERISTICS

INTEGRAL NONLINEARITY ERROR





DIFFERENTIAL NONLINEARITY ERROR





general function

The TLV5606 is a 10-bit single supply DAC based on a resistor string architecture. The device consists of a serial interface, speed and power-down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) is given by:

2 REF $\frac{\text{CODE}}{0x1000}$ [V]

Where REF is the reference voltage and CODE is the digital input value within the range of 0x000 to 0xFFC. A power-on reset initially resets the internal latches to a defined state (all bits zero).

serial interface

Explanation of data transfer: First, the device has to be enabled with \overline{CS} set to low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch which updates the voltage output to the new level.

The serial interface of the TLV5606 can be used in two basic modes:

- Four wire (with chip select)
- Three wire (without chip select)

Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). The interface is compatible with the TMS320 family. Figure 15 shows an example with two TLV5606s connected directly to a TMS320 DSP.




Figure 15. TMS320 Interface



SLAS259 - DECEMBER 1999

APPLICATION INFORMATION

serial interface (continued)

If there is no need to have more than one device on the serial bus, then \overline{CS} can be tied low. Figure 16 shows an example of how to connect the TLV5606 to a TMS320, SPI, or Microwire port using only three pins.




Figure 16. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5606. After the write operation(s), the DAC output is updated automatically on the sixteenth positive clock edge.

serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{SCLKmax} = \frac{1}{t_{wH(min)} + t_{wL(min)}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{UPDATEmax} = \frac{1}{16 \left(t_{wH(min)} + t_{wL(min)}\right)} = 1.25 \text{ MHz}$$

The maximum update rate is a theoretical value for the serial interface, since the settling time of the TLV5606 has to be considered also.

data format

The 16-bit data word for the TLV5606 consists of two parts:

- Control bits (D15...D12)
- New DAC value (D11...D2)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	SPD	PWR	Х		New DAC value (10 bits)						0	0			

X: don't care

SPD: Speed control bit. $1 \rightarrow \text{fast mode}$ $0 \rightarrow \text{slow mode}$

PWR: Power control bit. $1 \rightarrow \text{power down}$ $0 \rightarrow normal operation$

In power-down mode, all amplifiers within the TLV5606 are disabled.



TLV5606 interfaced to TMS320C203 DSP

hardware interfacing

Figure 17 shows an example how to connect the TLV5606 to a TMS320C203 DSP. The serial interface of the TLV5606 is ideally suited to this configuration, using a maximum of four wires to make the necessary connections. In applications where only one synchronous serial peripheral is used, the interface can be simplified even further by pulling \overline{CS} low all the time as shown in the figure.




Figure 17. TLV5606 to DSP Interface

software

No setup procedure is needed to access the TLV5606. The output voltage can be set using just a single command.

out data_addr, SDTR

Where data_addr points to an address location holding the control bits and the 12 data bits providing the output voltage data. SDTR is the address of the transmit FIFO of the synchronous serial port.

The following code shows how to use the timer of the TMS320C203 as a time base to generate a voltage ramp with the TLV5606.

A timer interrupt is generated every 205 μ s. The corresponding interrupt service routine increments the output code (stored at 0x0064) for the DAC, adds the DAC control bits to the four most significant bits, and writes the new code to the TLV5606. The resulting period of the saw waveform is:

 $\pi = 4096 \times 205 \text{ E-6 s} = 0.84 \text{ s}$

```
;* Title : Ramp generation with TLV5606
;* Version : 1.0
;* DSP
      : TI TMS320C203
;* © (1998) Texas Instruments Incorporated
;----- I/O and memory mapped regs ------
    .include "regs.asm"
;----- vectors ------
    .ps
          0h
    b
          start
    b
          TNT1
    b
          INT23
    b
          TIM ISR
```



SLAS259 – DECEMBER 1999

```
APPLICATION INFORMATION
```

```
;* Main Program
1000h
    .ps
    .entry
start:
; disable interrupts
    setc INTM
splk #0ffffh, IFR
                  ; disable maskable interrupts
           #0004h, IMR
    splk
; set up the timer to interrupt ever 205uS
          #0000h, 60h
    splk
           #00FFh, 61h
    splk
    out
           61h, PRD
    out
           60h, TIM
           #0c2fh, 62h
    splk
           62h, TCR
    out
; Configure SSP to use internal clock, internal frame sync and burst mode
    splk
           #0CC0Eh, 63h
           63h, SSPCR
    out
           #0CC3Eh, 63h
    splk
           63h, SSPCR
    out
           #0000h, 64h ; set initial DAC value
    splk
; enable interrupts
    clrc
           INTM
                   ; enable maskable interrupts
; loop forever!
next:
     idle
                    ;wait for interrupt
      b
           next
; all else fails stop here
done: b done
                    ;hang there
;* Interrupt Service Routines
INT1:
      ret
                    ;do nothing and return
INT23:
                    ;do nothing and return
      ret
TIM_ISR:
       lacl
          64h
                    ; restore counter value to ACC
           #4h
                    ; increment DAC value
       add
           #0FFCh
                   ; mask 4 MSBs
       and
       sacl 64h
                    ; store 12 bit counter value
           #4000h
                   ; set DAC control bits
       or
       sacl 65h
                    ; store DAC value
       out 65h, SDTR ; send data
       clrc intm
                   ; re-enable interrupts
       ret
.END
```



TLV5606 interfaced to MCS51[®] microcontroller

hardware interfacing

Figure 18 shows an example of how to connect the TLV5606 to an MCS51[®] compatible microcontroller. The serial DAC input data and external control signals are sent via I/O port 3 of the controller. The serial data is sent on the RxD line, with the serial clock output on the TxD line. P3.4 and P3.5 are configured as outputs to provide the chip select and frame sync signals for the TLV5606.




Figure 18. TLV5606 to MCS51[®] Controller Interface

software

The example program puts out a sine wave on the OUT pin.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine fetches and writes the next sample to the DAC. The samples are stored in a lookup table, which describes one full period of a sine wave.

The serial port of the controller is used in mode 0, which transmits 8 bits of data on RxD, accompanied by a synchronous clock on TxD. Two writes concatenated together are required to write a complete word to the TLV5606. The CS and FS signals are provided in the required fashion through control of I/O port 3, which has bit addressable outputs.

```
;* Title : Ramp generation with TLV5606
;* Version : 1.0
       : INTEL MCS51®
;* MCU
;* © (1998) Texas Instruments Incorporated
; Program function declaration
NAME GENSINE
MAIN
     SEGMENT
               CODE
ISR
     SEGMENT
               CODE
SINTBL SEGMENT
               CODE
     SEGMENT
VAR1
               DATA
STACK SEGMENT
               IDATA
;------
; Code start at address 0, jump to start
  CSEG AT 0
```

MCS is a registered trademark of Intel Corporation



SLAS259 - DECEMBER 1999

APPLICATION INFORMATION

	n the timer0 interr	upt vector					
	ат овн						
LJMP timer0isr ; Jump vector for timer 0 interrupt is 000Bh							
Define	program variables						
RSEG	VAR1						
	ptr: DS 1						
Interru	upt service routine	e for timer 0 interrupts					
RSEG							
imer0is1	<u>c</u> :						
PUSH PUSH	PSW ACC						
CLR CLR		; set CSB low ; set FS low					
	h interrupt (at the DPTR,#sinevals	<pre>und the table of samples incrementing by 2 bytes (1 sample) e end of this routine). s ; set DPTR to the start of the table of sine signal value ; ACC loaded with the pointer into the sine table</pre>					
MOVC ORL MOV	A,@A+DPTR A, #00H	; get msb from the table ; set control bits ; send out msb of data word					
INC	A	rolling pointer in to ACC ; increment ACC holding the rolling pointer ; which is the lsb of this sample, now in ACC					
MOVC							
MOVE SB_TX: JNB CLR MOV	TI, MSB_TX TI SBUF,A	; wait for transmit to complete ; clear for new transmit ; and send out the lsb					
SB_TX: JNB CLR MOV	TI SBUF,A	; clear for new transmit					
SB_TX: JNB CLR MOV SB_TX: JNB SETB CLR MOV INC	TI SBUF,A TI, LSB_TX TI TI A,rolling_ptr A	<pre>; clear for new transmit ; and send out the lsb ; wait for lsb transmit to complete ; set FS = 1 ; clear for new transmit</pre>					
SB_TX: JNB CLR MOV SB_TX: JNB SETB CLR MOV	TI SBUF,A TI, LSB_TX T1 TI A,rolling_ptr	<pre>; clear for new transmit ; and send out the lsb ; wait for lsb transmit to complete ; set FS = 1 ; clear for new transmit ; load ACC with rolling pointer</pre>					
SB_TX: JNB CLR MOV SB_TX: JNB SETB CLR MOV INC INC INC ANL	TI SBUF,A TI, LSB_TX T1 TI A,rolling_ptr A A A,#03FH	<pre>; clear for new transmit ; and send out the lsb ; wait for lsb transmit to complete ; set FS = 1 ; clear for new transmit ; load ACC with rolling pointer ; increment the ACC twice, to get next sample ; wrap back round to 0 if >64</pre>					
SB_TX: JNB CLR MOV SB_TX: JNB SETB CLR MOV INC INC INC ANL MOV	TI SBUF,A TI, LSB_TX T1 TI A,rolling_ptr A A,#03FH rolling_ptr,A	<pre>; clear for new transmit ; and send out the lsb ; wait for lsb transmit to complete ; set FS = 1 ; clear for new transmit ; load ACC with rolling pointer ; increment the ACC twice, to get next sample ; wrap back round to 0 if >64 ; move value held in ACC back to the rolling pointer</pre>					



APPLICATION INFORMATION

DS	STACK 10h	; 16 Byte Stack!						
;; Main Program ;								
RSEG	MAIN							
start: MOV	SP,#STACK-1 ;	first set Stack Pointer						
CLR MOV MOV MOV SETB	тн0,#0С8н ;	set serial port 0 to mode 0 set timer 0 to mode 2 - auto-reload set TH0 for 16.67 kHs interrupts set FS = 1						
SETB	то ;	set CSB = 1						
SETB SETB		enable timer 0 interrupts enable all interrupts						
MOV SETB	rolling_ptr,A TRO	; set rolling pointer to 0 ; start timer 0						
always: SJMP RET	*	; while(1) !						
	;; Table of 32 sine wave samples used as DAC data							
, RSEG sinevals:	SINTBL							
DW	01000н							
DW	0903CH							
DW	05094H							
DW	0305CH							
DW	0B084H							
DW DW	070C8H 0F0E0H							
DW DW	0F066H							
DW DW	0F038H							
DW	0F06CH							
DW	OFOEOH							
DW	070C8H							
DW	0B084H							
DW	0305CH							
DW	05094H							
DW	0903CH							
DW	01000H							
DW	06020H							
DW	OAOE8H							
DW	0C060H							
DW DW	040F8H 080B4H							
DW DW	0009CH							
DW	00050H							
DW	00024H							
DW	00050H							
DW	0009CH							
DW	080B4H							
DW	040F8H							
DW	0С060Н							
DW	0A0E8H							
DW	06020H							
END								




linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 19.





This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

power-supply bypassing and ground management

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane, making sure that analog ground currents are well managed and there are negligible voltage drops across the ground plane.

A 0.1- μ F ceramic-capacitor bypass should be connected between V_{DD} and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog supply from the digital power supply.

Figure 20 shows the ground plane layout and bypassing technique.




Figure 20. Power-Supply Bypassing



definitions of specifications and terminology

integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

zero-scale error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

gain error (E_G)

Gain error is the error in slope of the DAC transfer function.

signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

spurious free dynamic range (SFDR)

SFDR is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

total harmonic distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal and is expressed in decibels.




SLAS259 – DECEMBER 1999

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLAS259 – DECEMBER 1999

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated