

# **TLV320AD543**Single Channel Data/Fax Codec

## Data Manual



## TLV320AD543 Data Manual

## Single Channel Data/Fax Codec

Literature Number: SLAS214 March 1999







#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

## **Contents**

Se	ction	Title	Page
1	1.1 1.2 1.3 1.4 1.5 1.6	Features Functional Block Diagram Analog Block Diagram Terminal Assignments Ordering Information Terminal Functions	1–1 1–2 1–3 1–4 1–4
2	2.1 2.2 2.3 2.4	Device Requirements and System Overview Codec Functions Hybrid Functions Miscellaneous Logic and Other Circuitry	2–1 2–1 2–1
3	3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9	Pec Functional Description Operating Frequencies ADC Signal Channel DAC Signal Channel Sigma-Delta ADC Decimation Filter Sigma-Delta DAC Interpolation Filter Analog and Digital Loopbacks Software Power Down Test Module	3-1 3-1 3-1 3-1 3-1 3-1 3-2 3-2
4	<b>Seria</b> 4.1 4.2 4.3 4.4 4.5	Primary Serial Communication  4.1.1 FS High Mode Primary Communication Timing FS Low Mode Primary Communication Timing Secondary Serial Communication FS High Mode Secondary Communication Timing FS Low Mode Secondary Communication Timing	4-1 4-2 4-2 4-3 4-4
5	<b>Spec</b> 5.1 5.2 5.3	Absolute Maximum Ratings Over Operating Free-Air Temperature Range Recommended Operating Conditions Electrical Characteristics Over Recommended Operating Free-Air Temperature Range DVDD = 3 V, AVDD = 3 V, MVDD = 3 V  5.3.1 Digital Inputs and Outputs, fs = 8 kHz, Outputs Not Loaded 5.3.2 ADC Path Filter, fs = 8 kHz  5.3.3 ADC Dynamic Performance, fs = 8 kHz	5–1 5–1 5–1 5–1 5–2

		5.3.4 ADC Characteristics	
		5.3.5 DAC Path Filter, fs = 8 kHz	
		5.3.7 DAC Characteristics	
		5.3.8 Logic DC Electrical Characteristics	
		5.3.9 Power-Supply Rejection	
		5.3.10 Power-Supply	
		5.3.11 Flash Write Enable Circuit	
	5.4	Timing Characteristics (see Parameter Measurement Information)	
		5.4.1 Timing Requirements	
		5.4.2 Switching Characteristics	
	5.5	Parameter Measurement Information	
		lication Information	
Α	Prog	grammable Register Set	A–1
		list of Illustrations	
		List of Illustrations	
Figu	ire	Title	age
		mary Communication DIN and DOUT Data Format	
		High Mode Primary Serial Communication Timing	
		Low Mode Primary Serial Communication Timing	
		condary Communication DIN and DOUT Data Format	4–3
4–5	F5 (	Output During Software Secondary Serial Communication Request (FS High Mode)	1_1
4–6	FS (	Output During Software Secondary Serial Communication Request	4-4
		(FS Low Mode)	4–4
5–1	SCL	LK Timing	
5–2	Seri	ial Communication Timing	5–6
		C Decimation Filter Response	
		C Decimation Filter Passband Ripple	
		C Interpolation Filter Response	
		C Interpolation Filter Passband Ripple	
		nctional Block of a Typical Application	
		erential Configuration Typical Applicationgle-Ended Configuration Typical Application	
0–3	Silic	gle-Ended Configuration Typical Application	0–3
		List of Tables	
Tabi	le	Title P	age
4–1	Lea	st-Significant-Bit Control Function	4–3

#### 1 Introduction

The TLV320AD543 single channel data/fax codec is a mixed signal broadband connectivity device. The TLV320AD543 is comprised of a single channel codec and analog hybrid circuitry with a serial port for communication with the host processor. The device also contains programmable gain control and one AT41 speaker driver. The device operates with a 3-V analog, a 3-V digital, or a 3-V monitor power supply. The device will be packaged in a single 48-pin PT (TQFP) package.


#### 1.1 Features

- Analog, Digital, and Monitor Amp Power Supplies: 3 V
- Differential and Single-Ended Driving of Analog Output
- Software Power-Down Mode
- Sample Rate Up to 11.025 kHz
- 16-Bit Signal Processing in the Codec With 2s-Complement Data Format
- Typical 79-db Dynamic Range
- Total Signal-to-Noise + Distortion of 76 dB for the ADCs
- Total Signal-to-Noise + Distortion of 78 dB for the DACs
- Programmable Gain Amplifier
- 600-Ω Driver
- $8-\Omega$  AT41 Differential Speaker Driver With Programmable Gain Amplifier
- Flash Write Enable Circuit Provide Power for Writing the Flash Memory Device
- Available in 48-Pin PT (TQFP) Package Operating from 0°C to 70°C
- Transformer Reference ( 2.5 mA Source and Sink at 1.5 V for 3-V Supply) to Allow Single-Ended Driving


## 1.2 Functional Block Diagram

el	Data Channe Codec	el	Y B R I D
Control Logic		DRV	A M P
	Control	Data Channe Codec	Data Channel Codec  Control DRV

## 1.3 Analog Block Diagram



#### 1.4 Terminal Assignments



NC-Make no external connection

## 1.5 Ordering Information

	PACKAGE
TA	PLASTIC QUAD FLATPACK (PT)
0°C to 70°C	TLV320AD543

### 1.6 Terminal Functions

TERMINAL							
NAME	NO.	1/0	DESCRIPTION				
CAP_D	7	I	To eliminate dc offset, a capacitor is placed between CAP_D and DTRX_FB, ac-coupling the input to the ADC.				
DAV <sub>DD</sub>	5	I	Analog power supply (3 V)				
DAVSS	6	I	Analog ground				
DREFM_ADC	48	0	ADC voltage reference filter output. DREFM_ADC provides lowpass filtering for the internal band gap reference. The optimal ceramic capacitor value is 0.1 uF connected between DREFM_ADC and DREFP_ADC. The nominal dc voltage at this terminal is 0 V.				
DREFP_ADC	47	0	ADC voltage reference filter output. DREFP_ADC provides low-pass filtering for the internal band gap reference. The optimal ceramic capacitor value is 0.1 $\mu\text{F}$ connected between DREFM_ADC and DREFP_ADC. The dc voltage at this terminal is 2.25 V with a 3-V supply.				
DREFM_DAC	2	0	DAC voltage reference filter output. DREFM_DAC provides for low-pass filtering the internal band gap reference. The optimal ceramic capacitor value is 0.1 $\mu$ F connected between DREFM_ADC and DREFP_ADC. The nominal dc voltage at this terminal is 0 V.				
DREFP_DAC	1	0	DAC voltage reference filter output. DREFP_DAC provides for lowpass filtering the internal band gap reference. The optimal ceramic capacitor value is 0.1 $\mu\text{F}$ connected between DREFM_DAC and DREFP_DAC. The dc voltage at this terminal is 2.25 V at 3-V supply.				
DT_BUFM	19	0	Buffer amp analog inverting output. DT_BUFM can be programmed for 0 dB, -6 dB, -12 dB, and -18 dB gain or muted using the control registers. This output is normally fed to the DTTX_INM terminal through an input resistor.				
DT_BUFP	18	0	Buffer amp analog noninverting output. DT_BUFP can be programmed for 0 dB, -6 dB, -12 dB and -18 dB gain or muted using the control registers. This output is normally fed to the DTTX_INP terminal through an input resistor. DT_BUFP must be left unconnected in single-ended hybrid.				
DT_DIN	33	I	Digital data input. DT_DIN handles DAC input data as well as control register programming information during frame sync interval and is synchronized to DT_SCLK.				
DT_DOUT	31	0	Digital data output. ADC output bits transmit data during the frame sync period which is synchronized to DT_SCLK. DT_DOUT is at high impedance when DT_FS is not activated.				
DT_FS	30	0	Serial port frame sync signal. DT_FS signals the beginning of transmit for ADC data and receiving of DAC data. This signal can be active high (FS high mode) or active low (FS low mode) depending on the voltage applied to SI_SEL (see Section 4, <i>Serial Communications</i> ).				
DT_MCLK	34	ı	Master clock input. All internal clocks are derived from this clock.				
DT_REF	13	0	Reference voltage for the transformer at 1.5 V for 3-V supply. The maximum source or sink current at this terminal is 2.5 mA. DT_REF must be left unconnected in differential hybrid.				
DTRX_FB	9	0	Receive path amplifier feedback node. DTRX_FB terminal is connected to the noninverting output of the receive path amplifier and allows a parallel resistor/capacitor to be placed in the amplifier feedback path for setting gain and filter poles.				
DTRXM	10	Т	Receive path amplifier analog inverting input				
DTRXP	12	ı	Receive path amplifier analog noninverting input				

#### 1.6 Terminal Functions (Continued)

TERMINA	L		
NAME	NO.	I/O	DESCRIPTION
DT_SCLK	32	0	Shift clock signal. DT_SCLK clocks serial data into DT_DIN and out of DT_DOUT during the frame-sync interval.
DTTX_INM	15	I	Transmit amplifier analog inverting input. This node is normally fed by the DT_BUFM output through an input resistor.
DTTX_INP	16	I	Transmit amplifier analog noninverting input. This node is normally fed by the DT_BUFP output through an input resistor. DTTX_INP must be shorted to DTTX_OUTM in single-ended hybrid.
DTTX_OUTM	17	0	Transmit amplifier analog inverting output. DTTX_OUTM must be shorted to DTTX_INP in single-ended hybrid.
DTTX_OUTP	14	0	Transmit amplifier analog noninverting output
$DV_DD$	22	- 1	Digital and RESET circuit power supply (3 V)
DVSS	27	ı	Digital and RESET circuit ground
FILT	46	0	Band gap filter node. FILT provides decoupling of the band gap reference voltage. This reference is 2.25 V with a 3-V supply. The optimal capacitor value is 0.1 $\mu\text{F}$ (ceramic). This node should not be used as a voltage source.
FLSH_IN	24	I	External ASIC logic input. When brought low, FLSH_IN enables the FLSH_OUT output.
FLSH_OUT	23	0	Power output to write/erase flash EEPROM device (such as Intel™ 28F400B or AMD™ Am29F400). Supplies 45 mA maximum from 3 V when FLSH_IN is brought low.
MONOUTM	42	0	Analog output from 8- $\Omega$ monitor speaker amplifier which can be set for 0-dB gain or muted through the control registers.
MONOUTP	40	0	Analog output from 8- $\Omega$ monitor speaker amplifier which can be set for 0-dB gain or muted through the control registers.
$MV_{DD}$	41	I	Monitor amplifier supply (3 V)
MVSS	39	ı	Monitor amplifier ground
RESET	28	I	Codec device reset. RESET initializes all device internal registers to default values. This signal is an active low.
SI_SEL	37	I	Serial interface mode select. When SI_SEL is tied to DV <sub>DD</sub> , the serial port is in FS high mode. When SI_SEL is tied to DV <sub>SS</sub> , the serial port is in FS low mode. (see Section 4, <i>Serial Communications</i> ).
TCLK	38	0	Test output port. TCLK is for factory test only and should be either connected to ground or left unconnected.
TEST1	43	I/O	Test input port. TEST1 is for factory test only and should be either connected to ground or left unconnected.
TEST2	44	I/O	Test input port. TEST2 is for factory test only and should be either connected to ground or left unconnected.
V <sub>SS</sub>	20	ı	Internal substrate connection. VSS should be tied to DAVSS.

Intel is a trademark of Intel Systems, Inc.

AMD is a trademark of Advanced Micro Devices, Inc.

#### 2 Functional Description

#### 2.1 Device Requirements and System Overview

The TLV320AD543 device consists of single codec channel, a hybrid circuit with external resistors and capacitors for setting gain and filter poles, serial port, and miscellaneous other logic functions.

#### 2.2 Codec Functions

The codec portion of the device performs the functions for:

- One channel of analog-to-digital conversion
- Digital-to-analog conversion
- Low-pass filtering
- Control of analog input and output gains
- Internal oversampling coupled with internal decimation and interpolation
- A 16-bit serial port interface to the host processor.

The maximum sample rate is 11.025 kHz.

#### 2.3 Hybrid Functions

The hybrid circuitry has integrated amplifiers whose gains and filter pole frequencies are set by external resistors and capacitors. This allows maximum flexibility to make adjustments for board variations and international standards while providing integration of the function. The filter amplifier stages are followed by a programmable gain amplifier, which feeds an 8  $\Omega$  differential speaker driver for the AT41 call progress monitor speaker. The monitor speaker driver can be programmed for 0 dB gain or muted through control register 2. The source for the monitor speaker input can be chosen to be either the amplified DAC output (Data\_Out PGA) or the ADC input signal through control register 1 (see *Appendix A*).

#### 2.4 Miscellaneous Logic and Other Circuitry

The logic functions include the circuitry required to implement serial port and control register programming through secondary communication on those serial ports. Two control registers can be programmed during secondary communications from the serial port. These control registers set amplifier gains, select loopback functions, and read ADC overflow flags. In addition, a flash write enable (FWE) circuit takes an external logic input and provides current to power the write enable circuit of an external memory device. The flash write enable circuit is powered from the digital power supply.

#### 3 Codec Functional Description

#### 3.1 Operating Frequencies

The TLV320AD543 is capable of supporting any sample rate up to the maximum sample rate of 11.025 kHz. The sample rate is set by the frequency of the codec master clock.

The sampling (conversion) frequency is derived from the codec master clock by the internal clock divider circuit by equation (1):

$$F_s$$
 = Sampling (conversion) frequency = MCLK/512 (1)

The shift clock (SCLK) is derived from the codec master clock divider circuit by equation (2):

Where MCLK is codec clock fed to the codec externally by the clock rate divider circuit which divides the system master clock to get the necessary clock frequency to feed the codec.

The conversion period is the inverse of sampling frequency.

#### 3.2 ADC Signal Channel

The input signals are amplified and filtered by on-chip buffers before being applied to ADC input. The ADC converts the signal into discrete output digital words in 2s-complement format, corresponding to the analog signal value at the sampling time. These 16-bit digital words, representing sampled values of the analog input signal, are sent to the host through the serial port interface. If the ADC reaches its maximum value, a control register flag is set. This overflow bit resides at D0 in control register 2. This bit can only be read from the serial port, and the overflow flag is only cleared if it is read through the serial port. There is one external terminal (CAP\_D) provided to add series capacitor before the ADC inputs to ac couple the input to the ADC eliminating DC offset. The ADC and DAC conversions are synchronous and phase-locked.

#### 3.3 DAC Signal Channel

The DAC receives 16-bit data words (2s complement) from the host through the serial port interface. The data is converted to an analog voltage by the sigma-delta DAC comprised of a digital interpolation filter and a digital modulator. The DAC output is then passed to an internal low-pass filter to complete the signal reconstruction resulting in an analog signal. This analog signal is then buffered and amplified by differential output driver capable of driving the required load. The gain of the DAC output amplifier is programmed by the codec control register as shown in Appendix A.

#### 3.4 Sigma-Delta ADC

The ADC is an oversampling sigma-delta modulator. The ADC provides high resolution and low noise performance using oversampling techniques and the noise shaping advantages of sigma-delta modulators.

#### 3.5 Decimation Filter

The decimation filter reduces the digital data rate to the sampling rate. This is accomplished by decimating with a ratio equal to the oversampling ratio. The output of this filter is a sixteen-bit 2s-complement data word clocking at the selected sample rate.

#### 3.6 Sigma-Delta DAC

The DAC is an oversampling sigma-delta modulator. The DAC perform high-resolution, low-noise digital-to-analog conversion using oversampling sigma-delta techniques.

#### 3.7 Interpolation Filter

The interpolation filter resamples the digital data at a rate of N times the incoming sample rate where N is the oversampling ratio. The high-speed data output from this filter is then applied to the sigma-delta DAC.

#### 3.8 Analog and Digital Loopbacks

The test capabilities include an analog loopback and digital loopback. The loopbacks provide a means of testing the ADC/DAC channels and can be used for in-circuit system-level tests.

Analog loopback loops the DAC output back into the ADC input. Digital loopback loops the ADC output back into the DAC input. Analog loopback is enabled by setting bit D4 in the control register 1. Digital loopback is enabled by setting bit D5 high in control register 1. The analog loopback function tests only the codec portion of the device and does not include the hybrid amplifier.

#### 3.9 Software Power Down

The software power down resets all internal counters but leaves the contents of the programmable control registers unchanged. The software power down feature is invoked by setting bit D6 high in control register 1. There is no hardware power down function in the TLV320AD543.

#### 3.10 Test Module

The test module facilitates design verification test and simplifies factory production testing. There are three input/output terminals (TEST1, TEST2 and TCLK) dedicated to implementing the test functions. The function of these terminals is for factory self-test only and NO CONNECTION (NC) should be made to either of these terminals.

#### 4 Serial Communications

DT\_DOUT, DT\_DIN, DT\_SCLK, and DT\_FS, are the serial communication signals for the serial port. The digital output data from the ADC is taken from DT\_DOUT. The digital input data for the DAC is applied to DT\_DIN. The synchronization clock for the serial communication data and the frame-sync is taken from DT\_SCLK. The frame-sync pulse, which signals the beginning of the ADC and DAC data transfer interval, is taken from DT\_FS.

For signal data transmitted from the ADC or to the DAC, a primary serial communication is used. A secondary communication is used to read or write words to the control registers, which control both the options and the circuit configurations of the device.

The purpose of the primary and secondary communications is to allow conversion data and control data to be transferred across the same serial port. A primary transfer is always dedicated to conversion data. A secondary transfer is used to set up or read the control register values described in *Appendix A*, Programmable Register Set. A primary transfer occurs for every conversion period. A secondary transfer occurs only when requested. Secondary serial communication is requested by software (D0 of the primary data input to DT\_DIN). Control registers 1 and 2 can only be read/write from/to the serial port.

#### 4.1 Primary Serial Communication

Primary serial communication is used to both transmit and receive conversion signal data. After power up or reset, the device goes into 15-bit DAC mode. The DAC word length is 15 bits and the last bit of the primary 16-bit serial communication word is a control bit used to request secondary serial communication. For all serial communications, the most significant bit is transferred first. For the 16-bit ADC word, D15 is the most significant bit and D0 is the least significant bit. For the 15-bit DAC data word in a primary communication, D15 is the most significant bit, D1 is the least significant bit, and D0 is used for the secondary communication request control. All digital data values are in 2s-complement data format. Refer to Figure 4–1.




Figure 4-1. Primary Communication DIN and DOUT Data Format

#### 4.1.1 FS High Mode Primary Communication Timing

There are two possible modes for serial data transfer. One mode is the FS high mode, which is selected by tying the SI\_SEL terminal to DV<sub>DD</sub>. Figure 4–2 shows the timing relationship for SCLK, FS, DOUT and DIN in a primary communication when in FS high mode. The timing sequence for this operation is as follows:

- 1. FS is brought high and remains high for one SCLK period, then goes back low.
- A 16-bit word is transmitted from the ADC (DT\_DOUT) and a 16-bit word is received for DAC conversion (DT\_DIN).




Figure 4-2. FS High Mode Primary Serial Communication Timing

#### 4.2 FS Low Mode Primary Communication Timing

The second possible serial interface mode is the FS low mode which is selected by tying the SI\_SEL terminal to  $DV_{SS}$ . This mode differs from the FS high mode in that the frame sync signal (FS) is active low, data transfer starts on the falling edge of FS, and FS remains low throughout the data transfer. Figure 4–3 shows the timing relationship for SCLK, FS, DOUT, and DIN in a primary communication when in FS low mode. The timing sequence for this operation is as follows:

- 1. FS is brought low by the TLV320AD543.
- A 16-bit word is transmitted from the ADC (DT\_DOUT) and a 16-bit word is received for DAC conversion (DT\_DIN).
- 3. FS is brought high signaling the end of the data transfer.




Figure 4-3. FS Low Mode Primary Serial Communication Timing

#### 4.3 Secondary Serial Communication

Secondary serial communication is used to read or write 16-bit words that program both the options and the circuit configurations of the device. Register programming always occurs during secondary communication. Control registers 1 and 2 can only be written to or read from the serial port. Two primary and secondary communication cycles are necessary to program the control registers. If the default value for a particular register is desired, then the register addressing can be omitted during secondary communications. The NOOP (no operation) command addresses a pseudo-register, register 0, and no register programming takes place during this secondary communication.

During a secondary communication, a register may be written to or read from. When writing a value to a register, the DT\_DIN line contains the value to be written. The data returned on DT\_DOUT is 00h.

The method for requesting a secondary communication is by asserting the least significant bit (D0) of DT\_DIN high as shown in Table 4–1.

Table 4-1. Least-Significant-Bit Control Function

CONTROL BIT D0	CONTROL BIT FUNCTION
0	No secondary communication request
1	Secondary communication request

Figure 4–4 shows the data format XX\_DIN and XX\_DOUT during secondary communication.




Figure 4-4. Secondary Communication DIN and DOUT Data Format

#### 4.4 FS High Mode Secondary Communication Timing

On the rising edge of SCLK, coinciding with the falling edge of FS, D15–D0 is input serially to DT\_DIN and D15–D0 is output serially on DT\_DOUT. If a secondary communication request is made, FS goes high again, 128 SCLKs after the beginning of the primary frame, to signal the beginning of the secondary frame one SCLK period later. See Figure 4–5.




Figure 4–5. FS Output During Software Secondary Serial Communication Request (FS High Mode)

#### 4.5 FS Low Mode Secondary Communication Timing

On the falling edge of FS for that channel, D15–D0 is input serially to DT\_DIN and D15–D0 is output serially on DT\_DOUT. FS remains low during the data transfer and then returns high. If a secondary communication request is made, FS goes low 128 SCLKs after the beginning of the primary frame to signal the beginning of the secondary frame. See Figure 4–6.




Figure 4–6. FS Output During Software Secondary Serial Communication Request (FS Low Mode)

#### 5 Specifications

## 5.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (Unless Otherwise Noted)<sup>†</sup>

Supply voltage range, DV <sub>DD</sub> , AV <sub>DD</sub> , (see Note 1)	10 / V
Output voltage range, all digital output signals	+0.3 V
Input voltage range, all digital input signals	+0.3 V
Case temperature for 10 seconds: PM package	260°C
Operating free-air temperature range, T <sub>A</sub>	o 85°C
Storage temperature range, T <sub>stg</sub>	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to Vss.

#### 5.2 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, DAV <sub>DD</sub> , MV <sub>DD</sub> , DV <sub>DD</sub> (3-V supply) (see Note 2)	2.7	3.0	3.3	V
Analog signal peak-to-peak input voltage <sup>†</sup> , DTRXM, DTRXP, V <sub>I</sub> (analog) (3-V supply)			2	V
Differential output load resistance, RL (DT_BUFP, DT_BUFM)	600			Ω
Differential output load resistance, RL (MONOUTP, MONOUTM)	8			Ω
Input impedance for hybrid amps (DTRXP, DTRXM, DTTX_INP, DTTX_INM)		50		kΩ
Master clock			5.645	MHz
Load capacitance, C <sub>L</sub>			20	pF
ADC or DAC conversion rate		8	11.025	kHz
Operating free-air temperature, TA	0		70	°C

<sup>†</sup> Preamplifier gain set to 0 dB

NOTE 2: Voltages at analog inputs and outputs and  $xV_{DD}$  are respect to the  $xV_{SS}$  terminal.

## 5.3 Electrical Characteristics Over Recommended Operating Free-Air Temperature Range DV<sub>DD</sub> = 3 V, AV<sub>DD</sub> = 3 V, MV<sub>DD</sub> = 3 V

### 5.3.1 Digital Inputs and Outputs, f<sub>S</sub> = 8 kHz, Outputs Not Loaded

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage, any digital output	I <sub>O</sub> = -360 μA	2.4		DV <sub>DD</sub> + 0.5	V
VOL	Low-level output voltage, any digital output	I <sub>O</sub> = 2 mA	DV <sub>SS</sub> - 0.5		0.4	V
lн	High-level input current, any digital input	V <sub>IH</sub> = 3 V			10	μΑ
Iլլ	Low-level input current, any digital input	V <sub>IL</sub> = 0.6 V			10	μΑ
Cį	Input capacitance, any digital input			10		pF

#### 5.3.1 Digital Inputs and Outputs, f<sub>S</sub> = 8 kHz, Outputs Not Loaded (Continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CO	Output capacitance, any digital output			10		pF
I <sub>I(lkg)</sub>	Input leakage current, any digital input				10	μΑ
loz	Output leakage current, any digital output				10	μΑ

#### 5.3.2 ADC Path Filter, f<sub>s</sub> = 8 kHz (see Note 3)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	0 to 300 Hz	-0.5		0.2	
	300 Hz to 3 kHz	-0.25		0.25	
Filter gain relative to gain at 1020 Hz	3.3 kHz	-0.35		0.3	dB
iller gain relative to gain at 1020 Hz	3.6 kHz			-3	
	4 kHz			-35	
	≥4.4 kHz			-70	

NOTE 3: The filter gain outside of the pass band is measured with respect to the gain at 1020 Hz. The analog input test signal is a sine wave with 0 db = 2 Vpp at 3-V supply differential as the reference level for ADC analog input signal. The –3 dB pass band is 0 to 3600 Hz for an 8-kHz sample rate. This pass band scales linearly with the sample rate.

#### 5.3.3 ADC Dynamic Performance, $f_s = 8 \text{ kHz}$

#### 5.3.3.1 ADC Signal-to-Noise (see Note 4)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$V_I = -1 \text{ dB}$	73	78		
Signal-to-noise ratio (SNR)	$V_I = -9 \text{ dB}$	65	70		dB
	$V_{I} = -40 \text{ dB}$	34	39		

NOTE 4: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. Input and output common mode is 1.5 V for 3 V supply. The output configuration is in a 3 V differential-ended mode.

#### 5.3.3.2 ADC Signal-to-Distortion (see Note 4)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Signal-to-total harmonic distortion (THD)	$V_I = -3 \text{ dB}$	79	84		
	$V_I = -9 \text{ dB}$	79	84		dB
	$V_{I} = -40 \text{ dB}$	51	56		

NOTE 4: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. Input and output common mode is 1.5 V for 3 V supply. The output configuration is in a 3 V differential-ended mode.

#### 5.3.3.3 ADC Signal-to-Distortion + Noise (see Note 4)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$V_I = -3 \text{ dB}$	71	76		
,	$V_I = -9 \text{ dB}$	65	70		dB
	VI = −40 dB	35	40		

NOTE 4: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. Input and output common mode is 1.5 V for 3-V supply. The output configuration is in a 3 V differential-ended mode.

#### 5.3.4 ADC Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>I(PP)</sub>	Peak-input voltage (3 V supply)	Preamp gain = 0 dB			2	V
	Dynamic range	V <sub>I</sub> =–1 db at 1020 Hz		79		dB
	Interchannel isolation			82		dB
EG	Gain error	V <sub>I</sub> = −1 dB at 1020 Hz		±0.5		dB
EO(ADC)	ADC channel offset error including hybrid amplifiers			10		mV
CMRR	Common-mode rejection ratio	V <sub>I</sub> = −1 dB at 1020 Hz		80		dB
	Idle channel noise (on-chip reference)			75	125	μV rms
	Channel delay			17/f <sub>S</sub>	Ī	s

#### 5.3.5 DAC Path Filter, f<sub>S</sub> = 8 kHz (see Note 5)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Filter gain relative to gain at 1020 Hz	0 to 300 Hz	-0.5	0.2	
	300 Hz to 3 kHz	-0.25	0.25	
	3.3 kHz	-0.35	0.3	dB
	3.6 kHz		-3	
	4 kHz		-35	

NOTE 5: The filter gain outside of the pass band is measured with respect to the gain at 1020 Hz. The input signal is the digital equivalent of a sine wave (digital full scale = 0 dB). The -3 dB pass band is 0 to 3600 Hz for an 8-kHz sample rate. This pass band scales linearly with the sample rate.

#### 5.3.6 DAC Dynamic Performance

#### 5.3.6.1 DAC Signal-to-Noise (see Note 6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$V_I = 0 dB$	72	77		
Signal-to-noise ratio (SNR)	$V_I = -9 \text{ dB}$	63	68		dB
	$V_{I} = -40 \text{ dB}$	32	37		

NOTE 6: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. The output configuration is in a 3 V differential-ended mode.

#### 5.3.6.2 DAC Signal-to-Distortion (see Note 6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$V_I = -3 \text{ dB}$	73	78		
Signal-to-total harmonic distortion (THD)	$V_I = -9 \text{ dB}$	73	78		dB
	$V_{I} = -40 \text{ dB}$	57	63		

NOTE 6: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. The output configuration is in a 3 V differential-ended mode.

#### 5.3.6.3 DAC Signal-to-Distortion + Noise (see Note 6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	VI = −3 dB	73	78		
Signal-to-total harmonic distortion + noise (THD + N)	VI = −9 dB	66	71		dB
	VI = -40 dB	32	37		

NOTE 6: The test condition is a 1020-Hz input signal with an 8-kHz conversion rate. The output configuration is in a 3 V differential-ended mode.

#### 5.3.7 DAC Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Dynamic range	V <sub>I</sub> = 0 dB at 1020 Hz		82		dB
	Interchannel isolation			100		dB
EG	Gain error	V <sub>I</sub> = 0 dB at 1020 Hz		±0.5		dB
	Idle channel narrow-band noise	0 kHz to 4 kHz (see Note 7)		75	125	μV rms
	Channel delay			18/f <sub>S</sub>		S
VO	Analog output voltage, MONOUTP-MONOUTM (3 V)	Differential with respect to common mode and full-scale digital input (see Note 8)	-1.2		1.2	V
٧o	Analog output voltage, (3 V)	Differential with respect to common mode and full-scale digital input	-2		2	V

NOTES: 7. The conversion rate is 8 kHz.

### 5.3.8 Logic DC Electrical Characteristics

	PARAMETER	MIN	TYP MAX	UNIT
VIL	Low-level input voltage	-0.3	0.8	V
VIH	High-level input voltage	2.0	DV <sub>DD</sub> +0.3	V
I <sub>I(lkg)</sub>	Input leakage current		10	μΑ
I <sub>O(lkg)</sub>	Output leakage current		10	μΑ
Vон	High-level output voltage at rated load current	2.4	DV <sub>DD</sub> +0.5	V
VOL	Low-level output voltage at rated load current	DV <sub>SS</sub> -0.5	0.4	V

#### 5.3.9 Power-Supply Rejection (see Note 9)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DD1</sub>	Supply-voltage rejection ratio, ADC channel, AVDD	$f_I = 0$ to $f_S/2$		65		
$V_{DD2}$	Supply-voltage rejection ratio, DAC channel, AV <sub>DD</sub>	$f_I = 0$ to $f_S/2$		65		dB
V <sub>DD3</sub>	Supply-voltage rejection ratio, ADC channel, DV <sub>DD</sub>	$f_I = 0 \text{ to } f_S/2$		85		uв
$V_{DD4}$	Supply-voltage rejection ratio, DAC channel, DV <sub>DD</sub>	$f_I = 0$ to 30 kHz		85		

NOTE 9: Power supply rejection measurements are made with both the ADC and the DAC channels idle and a 200 mV peak-to-peak signal applied to the appropriate supply.

<sup>8.</sup> This amplifier should only be used in differential mode. Common mode: 1.5 V in a 3-V supply.

## 5.3.10 Power-Supply

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DD</sub> (analog)	Codec power supply current, analog (including hybrid and drivers)	Operating		25		mA
I <sub>DD</sub> (digital )	Codec power supply current, digital	Operating		5		mA
I <sub>DD</sub> (monitor)	Power supply current, 8 $\Omega$ monitor speaker driver (3 V)	Operating			240	mA

#### 5.3.11 Flash Write Enable Circuit

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH(FLSH_OUT)	Output high-level voltage (3 V supply), FLSH_OUT	FLSH_IN low	2.4	3	3.6	V
VOL(FLSH_OUT)	Output low-level voltage, FLSH_OUT	FLSH_IN high	0		1.5	V
IO(FLSH_OUT)	Output current (3 V supply), FLSH_OUT	FLSH_IN low	25			mA

## 5.4 Timing Characteristics (see Parameter Measurement Information)

### 5.4.1 Timing Requirements

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>d1</sub>	Delay time, SCLK↑ to FS↓			0	ns
t <sub>su1</sub>	Setup time, DIN, before SCLK low	25			ns
t <sub>h1</sub>	Hold time, DIN, after SCLK high			20	ns
t <sub>d3</sub>	Delay time, MCLK↓ to SCLK↑			50	ns
t <sub>wH</sub>	Pulse duration, MCLK high	32			ns
t <sub>wL</sub>	Pulse duration, MCLK low	20			ns

5.4.2 Switching Characteristics

0.7.2	Owitoning Characteristics					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d2</sub>	Delay time, SLCK <sup>↑</sup> to DOUT				20	
ten1	Enable time, FS↓ to DOUT	C <sub>L</sub> = 20 pF			25	ns
tdis1	Disable time, FS↑ to DOUT Hi-Z			20		

### 5.5 Parameter Measurement Information



NOTE A: Timing shown is for the TLV320AD543 operating as the master device. The programmed data value in the FSD register is 0.

Figure 5-1. SCLK Timing




Figure 5–2. Serial Communication Timing




Figure 5–3. ADC Decimation Filter Response




Figure 5-4. ADC Decimation Filter Passband Ripple




Figure 5–5. DAC Interpolation Filter Response




Figure 5-6. DAC Interpolation Filter Passband Ripple

## 6 Application Information






Figure 6-1. Functional Block of a Typical Application



 $<sup>^{\</sup>dagger}$  Required to meet communication standards

Figure 6–2. Differential Configuration Typical Application



†Required to meet communication standards

Figure 6–3. Single-Ended Configuration Typical Application

## Appendix A

## **Programmable Register Set**

Bits D12–D8 in a secondary serial communication comprise the address of the register that is written with data carried in bits D7–D0. D13 determines a read or write cycle to the addressed register. When low (0), a write cycle is selected. The following table shows the register map.

Table A-1. Register Map

REGISTER NO.	D15	D14	D13	D12	D11	D10	D9	D8	REGISTER NAME
0	0	0	R/W	0	0	0	0	0	No operation
1	0	0	R/W	0	0	0	0	1	Control 1
2	0	0	R/W	0	0	0	1	0	Control 2

Table A-2. Control 1 Register

D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
D1	DO	D3	D4	D3	DZ	וט	DU	
1	_	_	_	_		_		Software reset for asserted
0	_	_	_	_	_	_		Software reset for not asserted
_	1			_	_	_	_	S/W power down for enabled
_	0				_		_	S/W power down for disabled
_	_	1		_	_	_	_	Digital loopback asserted
_	_	0			_		_	Digital loopback not asserted
_	_	_	1		_		_	Analog loopback asserted
	_	_	0	_	_	_	_	Analog loopback not asserted
_	_			1	_	_	_	Select data_in PGA for monitor amp input
_	_	_	_	0	_		_	Select DAC output for monitor amp input
_	_	_	_	_	1	0	1	Monitor amp PGA gain = 12 dB
	_	_	_	_	1	0	0	Monitor amp PGA gain = 9 dB
	_	_	_	_	0	1	1	Monitor amp PGA gain = 6 dB
					0	1	0	Monitor amp PGA gain = 3 dB
					0	0	1	Monitor amp PGA gain = 0 dB
					0	0	0	Monitor amp PGA gain = mute

Default value: 00000000

Table A-3. Control 2 Register

D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
1	0	0	_		_	_	_	Data in (DTRX) PGA gain = mute
0	1	1			_		_	Data in (DTRX) PGA gain = 18 dB
0	1	0			_		_	Data in (DTRX) PGA gain = 12 dB
0	0	1			_	_	_	Data in (DTRX) PGA gain = 6 dB
0	0	0	_		_	_	_	Data in (DTRX) PGA gain = 0 dB
		_	1	0	0	_	_	DAC data out PGA gain = mute
			0	1	1		_	DAC data out PGA gain = -18 dB
_			0	1	0		_	DAC data out PGA gain = -12 dB
_			0	0	1	_	_	DAC data out PGA gain = -6 dB
_	_	_	0	0	0		_	DAC data out PGA gain = 0 dB
_					_	1	_	8 $\Omega$ monitor speaker driver gain = 0 dB
_	_		_		_	0	_	8 $\Omega$ monitor speaker driver gain = mute
_	_	_	_	_	_	_	Х	ADC overflow indicator: ← 1 = overflow

Default value: 00000000

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated