- 2-V to 6-V Operation
- Fully Static Operation
- Buffered Inputs
- Common Reset
- Positive-Edge Clocking
- Balanced Propagation Delay and Transition Times
- High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5 V
- Packaged in Ceramic (F) DIP Package and Also Available in Chip Form (H)

		ACKAGE P VIEW)	-
5 1 0 2 6 7 3 GND	[1 [2 [3 [4 [5 [6 [7 [8	16 15 14 13 12 11 10 9] V _{CC}] MR] <u>CP</u>] CE] TC] 9] 4] 8

description

The CD54HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each decoded output normally is low and sequentially goes high on the low-to-high transition of the clock (CP) input. Each output stays high for one clock period of the ten-clock-period cycle. The terminal count (TC) output transitions low to high after output ten (9) goes low, and can be used in conjunction with the clock enable (CE) input to cascade several stages. CE disables counting when in the high state. The master reset (MR) input, when taken high, sets all the decoded outputs, except 0, to low.

The CD54HC4017 is characterized for operation over the full military temperature range of -55°C to 125°C.

	INPUTS								
СР	CE	MR	OUTPUT STATE [†]						
L	Х	L	No change						
Х	Н	L	No change						
х	х	Н	0 = H 1–9 = L						
\uparrow	L	L	Increments counter						
\downarrow	Х	L	No change						
Х	\uparrow	L	No change						
Н	\downarrow	L	Increments counter						
+									

FUNCTION TABLE

[†] If n < 5, TC = H; otherwise, TC = L.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

CD54HC4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS011 - MAY 1999

logic diagram (positive logic)





SGDS011 - MAY 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0 V$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 V or V _O > V _{CC})	±20 mA
Continuous output current, each output pin, $I_O (V_O > -0.5 \text{ V or } V_O < V_{CC} + 0.5 \text{ V})$	±25 mA
V _{CC} or ground current, I _{CC}	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating (see Note 1)

			MIN	MAX	UNIT	
VCC	Supply voltage					
	$V_{CC} = 2 V$		1.5			
VIН	High-level input voltage	V _{CC} = 4.5 V	3.15		V	
		V _{CC} = 6 V	4.2			
		V _{CC} = 2 V	0	0.5		
VIL	Low-level input voltage	V _{CC} = 4.5 V	0	1.35	V	
		V _{CC} = 6 V	0	1.8		
VI	Input voltage		0	VCC	V	
Vo	Output voltage		0	VCC	V	
		V _{CC} = 2 V	0	1000		
tt	Input transition (rise and fall) time	V _{CC} = 4.5 V	0	500	ns	
		V _{CC} = 6 V	0	400		
Тд	Operating free-air temperature		-55	125	°C	

NOTE 1: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST CO	ONDITIONS	Vaa	T _A = 2	5°C	MIN	мах	UNIT
	ARAIVIETER	IEST CO	JNDITION3	Vcc	MIN	MAX	IVIIIN	WIAA	UNIT
				2 V	1.9		1.9		
	CMOS loads	$V_I = V_{IH} \text{ or } V_{IL},$	I _{OH} = -0.02 mA	4.5 V	4.4		4.4		
∨он				6 V	5.9		5.9		V
	TTL loads	$\lambda = \lambda = 0$	I _{OH} = -4 mA	4.5 V	3.98		3.7		
	TTL IDAUS	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -5.2 mA	6 V	5.48		5.2		
	CMOS loads	$V_{I} = V_{IH} \text{ or } V_{IL},$	I _{OL} = 0.02 mA	2 V		0.1		0.1	
				4.5 V		0.1		0.1	
VOL				6 V		0.1		0.1	V
	TTL loads	$\lambda = \lambda = 0$	I _{OL} = 4 mA	4.5 V		0.26		0.4	
	TTL IDAUS	$V_{I} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 5.2 \text{ mA}$ 6 V	6 V		0.26		0.4		
Ц		$V_{I} = V_{CC} \text{ or } 0$		6 V		±100		±1000	nA
ICC		$V_{I} = V_{CC} \text{ or } 0,$	IO = 0	6 V		8		160	μA
Ci				2 V to 6 V		10		10	pF



SGDS011 - MAY 1999


timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		V	T _A = 25°C		MIN MAX		UNIT
			Vcc	MIN	MAX	IVIIIN	WAX	UNIT
			2 V		6		4	
fclock	f _{clock} Maximum clock frequency		4.5 V		30		20	MHz
			6 V		35		23	
			2 V	80		120		
		СР	4.5 V	16		24		ns
L +	Pulse duration		6 V	14		20		
tw			2 V	80		120		
		MR	4.5 V	16		24		
			6 V	14		20		
	· · · · ·		2 V	75		110		
t _{su}	Setup time, CE to CP		4.5 V	15		22		ns
				13		19		1
	Hold time, \overline{CE} to CP		2 V	0		0		ns
th			4.5 V	0		0		
			6 V	0		0		
	Removal time, MR		2 V	5		5		
trem			4.5 V	5		5		ns
			6 V	5		5		



SGDS011 - MAY 1999

timing requirements





CD54HC4017 DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS SGDS011 – MAY 1999

switching characteristics, C_L = 50 pF, T_A = 25°C (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	vcc .	T _A = 25°C		T _A = −55°C TO 125°C		UNIT	
	(INFOT)	(001F01)		MIN	MAX	MIN	MAX		
			2 V	6		4			
^f max			4.5 V	20		20		MHz	
			6 V	35		23			
			2 V		230		345		
^t pd		Any output	4.5 V		46		69	ns	
	СР		6 V		39		59		
	0F		2 V		230		345		
^t pd		тс	4.5 V		46		69	ns	
			6 V		39		59		
	CE	Any output	2 V		250		375	ns	
^t pd			4.5 V		50		75		
			6 V		43		64		
				2 V		250		375	
^t pd		тс	4.5 V		50		75	ns	
			6 V		43		64		
			2 V		230		345		
^t pd		Any output	4.5 V		46		69	ns	
	MD		6 V		39		59		
	IVIR	MR TC	2 V		230		345	ns	
^t pd			4.5 V		46		69		
·			6 V		39		59		

operating characteristics

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	39	pF



PARAMETER MEASUREMENT INFORMATION




- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SGDS011 - MAY 1999









IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated