SLLS296F - MAY 1998 - REVISED FEBRUARY 2000

<ul> <li>3:21 Data Channel Expansion at up to 1.3 Gigabits per Second Throughput</li> </ul>		G PAC	
<ul> <li>Suited for Point-to-Point Subsystem Communication With Very Low EMI</li> </ul>	D17 [ D18 [	1	48 ] V <sub>CC</sub> 47 ] D16
3 Data Channels and Clock Low-Voltage	GND	3	46 D15
Differential Channels in and 21 Data and Clock Low-Voltage TTL Channels Out	D19 [ D20 [		45 D14 44 GND
<ul> <li>Operates From a Single 3.3-V Supply and</li> </ul>	NC [	6	43 D13
250 mW (Typ)		7 8	42 V <sub>CC</sub>
• 5-V Tolerant SHTDN Input		-	41 D12 40 D11
<ul> <li>Rising Clock Edge Triggered Outputs</li> <li>Bus Pins Tolerate 4-kV HBM ESD</li> </ul>	A1M	10	39 D10
<ul> <li>Bus Pins Tolerate 4-KV HBM ESD</li> <li>Packaged in Thin Shrink Small-Outline</li> </ul>	A1P		38 GND
Package With 20 Mil Terminal Pitch	LVDSV <sub>CC</sub> [ LVDSGND [	12 13	37 D9 36 V <sub>CC</sub>
<ul> <li>Consumes &lt;1 mW When Disabled</li> </ul>	A2M		35 D8
Wide Phase-Lock Input Frequency Range	A2P		34 D7
20 MHz to 67 MHz	CLKINM [		33 ] D6 32 ] GND
No External Components Required for PLL			31 D5
<ul> <li>Inputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard</li> </ul>	PLLGND		30 D4
<ul> <li>Industrial Temperature Qualified</li> </ul>	PLLV <sub>CC</sub>		29 D3
$T_A = -40^{\circ}$ C to 85°C	PLLGND [ SHTDN [		28 V <sub>CC</sub> 27 D2
• Replacement for the DS90CR216	CLKOUT	23	26 D1
description	D0 [	24	<sup>25</sup> GND

The SN65LVDS96 LVDS serdes (serializer/deserializer) receiver contains three serial-in 7-bit parallel-out shift registers, a  $7 \times$  clock synthesizer, and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN65LVDS95, over four balanced-pair conductors and expansion to 21 bits of single-ended LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times the LVDS input clock (CLKIN). The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN65LVDS96 presents valid data on the rising edge of the output clock (CLKOUT).

The SN65LVDS96 requires only four line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS96 is characterized for operation over ambient air temperatures of  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SLLS296F - MAY 1998 - REVISED FEBRUARY 2000

#### functional block diagram





SLLS296F - MAY 1998 - REVISED FEBRUARY 2000





Figure 1. Typical 'LVDS96 Load and Shift Sequences

#### equivalent input and output schematic diagrams





SLLS296F - MAY 1998 - REVISED FEBRUARY 2000

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note <u>1)</u>	–0.5 V to V <sub>CC</sub> + 0.5 V
Electrostatic discharge (see Note 2): Bus pins (Class 3A)	
Continuous total power dissipation	(see Dissipation Rating Table)
Operating free-air temperature range, TA	
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminals unless otherwise noted.

2. This rating is measured using MIL-STD-883C Method, 3015.7.

#### DISSIPATION RATING TABLE

	ER RATING
DGG 1316 mW 13.1 mW/°C 724 mW 5	26 mW

<sup>‡</sup>This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

#### recommended operating conditions

			NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			3.3	3.6	V
High-level input voltage, VIH	SHTDN	2			V
Low-level input voltage, VIL	SHTDN			0.8	V
Magnitude of differential input voltage,  VID				0.6	V
Common-mode input voltage, V <sub>IC</sub>		$\frac{ V_{\text{ID}} }{2}$		$.4 \times \frac{ V_{ID} }{2}$ $V_{CC}=0.8$	V
Operating free-air temperature, T <sub>A</sub>		-40		85	°C

#### timing requirements

PARAMETERS	MIN	NOM	MAX	UNIT
t <sub>C</sub> § Input clock period	15.4	t <sub>C</sub>	50	ns

 $\frac{1}{9}$  t<sub>c</sub> is defined as the mean duration of a minimum of 32,000 clock periods.



SLLS296F - MAY 1998 - REVISED FEBRUARY 2000

#### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
VIT+	Positive-going differential Input voltage threshold				100	mV
V <sub>IT</sub> _	Negative-going differential Input voltage threshold <sup>‡</sup>		-100			mV
Vон	High-level output voltage	I <sub>OH</sub> = -4 mA	2.4			V
VOL	Low-level output voltage	I <sub>OH</sub> = 4 mA			0.4	V
		Disabled, all inputs open			280	μΑ
ICC	Quiescent current (average)	Enabled, AnP at 1 V and AnM at 1.4 V, $t_{\text{C}}$ = 15.38 ns		60	82	
	Quescon curren (average)	Enabled, $C_L = 8 \text{ pF}$ , Worst-case pattern (see Figure 4), $t_C = 15.38 \text{ ns}$		94		mA
Iн	High-level input current (SHTDN)	VIH = VCC			±20	μΑ
۱ <sub>IL</sub>	Low-level input current (SHTDN)	V <sub>IL</sub> = 0 V			±20	μΑ
I <sub>IN</sub>	Input current (A inputs)	$0 \text{ V} \leq \text{V}_{I} \leq 2.4 \text{ V}$			±20	μΑ
loz	High-impedance output current	$V_{O} = 0 V \text{ to } V_{CC}$			±10	μΑ

<sup>†</sup> All typical values are V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

#### switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
t <sub>su</sub>	Data setup time, D0 through D20 to CLKOUT↑		One Figure F	4	6		
t <sub>h</sub>	Data hold time, CLKOUT↑ to D0 through D20	- С <sub>L</sub> = 8 рF,	See Figure 5	4	6		ns
toora	Receiver input skew margin§	t <sub>c</sub> = 15.38 ns (±0.2%),	$T_A = 0^{\circ}C$ to $85^{\circ}C$	490	800		ps
<sup>t</sup> RSKM	(see Figure 7)	Input clock jitter  <50 ps¶	$T_A = -40^{\circ}C$ to $0^{\circ}C$	350			ps
<sup>t</sup> d	Delay time, input clock to output clock (see Figure 7)	t <sub>C</sub> = 15.38 ns (±0.2%)			3.7		ns
	Change in output clock period from cycle $t_{c} = 15.38 + 0.75 \text{ sin } (2\pi500\text{E3t}) \pm 0.05 \text{ ns},$ See Figure 7			±80			
∆tC(O)	to cycle <sup>#</sup>	$t_{\rm C}$ = 15.38 + 0.75 sin (2 $\pi$ 3E6t) ±0.05 ns, See Figure 7			±300		ps
t <sub>en</sub>	Enable time, SHTDN to phase lock	See Figure 8			1		ms
<sup>t</sup> dis	Disable time, SHTDN to Off state	See Flgure 9			400		ns
t <sub>t</sub>	Output transition time (10% to 90% $t_r$ or $t_f$ )	C <sub>L</sub> = 8 pF			3		ns
tw	Output clock pulse duration				0.43 t <sub>c</sub>		ns

§ tRSKM is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from


### tc 14-600 ps.

 $\P$  [Input clock jitter] is the magnitude of the change in the input clock period.

 $^{\#}\Delta t_{C(O)}$  is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.



SLLS296F - MAY 1998 - REVISED FEBRUARY 2000



### Figure 3. Maximum $V_{\mbox{\scriptsize IC}}$ versus $V_{\mbox{\scriptsize ID}}$ and $V_{\mbox{\scriptsize CC}}$



SLLS296F - MAY 1998 - REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION




Figure 4. Worst-Case<sup>†</sup> Test Pattern

<sup>†</sup> The worst-case test pattern produces nearly the maximum switching frequency for all of the LV-TTL outputs.




Figure 5. Setup and Hold-Time Measurements



SLLS296F - MAY 1998 - REVISED FEBRUARY 2000





Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and  $\mathbf{t}_{\mathbf{d}}$  Definitions



SLLS296F - MAY 1998 - REVISED FEBRUARY 2000





SLLS296F – MAY 1998 – REVISED FEBRUARY 2000




Figure 10



SLLS296F - MAY 1998 - REVISED FEBRUARY 2000

#### **APPLICATION INFORMATION**

#### 16-bit bus extension

In a 16-bit bus application (Figure 11), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data, and then all are presented to the parallel output port of the receiver.




Figure 11. 16-Bit Bus Extension

#### 16-bit bus extension with parity

In the previous application we did not have a checking bit that would provide assurance that the data crosses the link. If we add a parity bit to the previous example, we would have a diagram similar to the one in Figure 12. The device following the SN74FB2032 is a low cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits (16 data + 2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.

The receiver performs the conversion from LVDS to LVTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.



SLLS296F – MAY 1998 – REVISED FEBRUARY 2000




Figure 12. 16-Bit Bus Extension With Parity

#### low cost virtual backplane transceiver

Figure 13 represents LVDS serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 13, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.

The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.




Figure 13. Virtual Backplane Transceiver




SLLS296F - MAY 1998 - REVISED FEBRUARY 2000

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated