


SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS

SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

- Eight ('389) or Sixteen ('387) Line Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Designed for Signaling Rates up to 630 Mbps With Very Low Radiation (EMI)
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100 Ω Load
- Propagation Delay Times Less Than 2.9 ns
- Output Skew Is Less Than 150 ps
- Part-to-Part Skew Is Less Than 1.5 ns
- 35 mW Total Power Dissipation in Each Driver Operating at 200 MHz
- Driver is High Impedance When Disabled or With $V_{CC} < 1.5$ V
- SN65' Version Bus-Pin ESD Protection Exceeds 12 kV
- Packaged in Thin Shrink Small-Outline Package With 20-mil Terminal Pitch
- Low-Voltage TTL (LVTTTL) Logic Inputs Are 5-V Tolerant



description

The SN65LVDS389 and SN75LVDS389 are eight and the SN65LVDS387 and SN75LVDS387 are sixteen differential line drivers that implement the electrical characteristics of low-voltage differential signalling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the sixteen current-mode drivers will deliver a minimum differential output voltage magnitude of 247 mV into a 100- Ω load when enabled.

The intended application of this device and signaling technique is for point-to-point and multidrop baseband data transmission over controlled impedance media of approximately 100 Ω . The transmission media can be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. When used with the companion 16- or 8-channel receivers, the SN65LVDS386 or SN65LVDS388, over 300 million data transfers per second in single-edge clocked systems are possible with very little power. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS


SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

description (continued)

The drivers are enabled in groups of four and are designated as banks A, B, C, and D. When disabled, the driver outputs are a high impedance. Each driver input (A) and enable (EN) have an internal pulldown that will drive the input to a low level when open circuited.

The SN65LVDS387 and SN65LVDS389 are characterized for operation from -40°C to 85°C . The SN75LVDS387 and SN75LVDS389 are characterized for operation from 0°C to 70°C .

logic diagram (positive logic)



(1/4 of 'LVDS387 or 1/2 of 'LVDS389 shown)

AVAILABLE OPTIONS

PART NUMBER†	TEMPERATURE RANGE	NO. OF DRIVERS	BUS-PIN ESD
SN65LVDS387DGG	-40°C to 85°C	16	12 kV
SN75LVDS387DGG	0°C to 70°C	16	4 kV
SN65LVDS389DBT	-40°C to 85°C	8	12 kV
SN75LVDS389DBT	0°C to 70°C	8	4 kV

† This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., SN65LVDS387DGGR).

DRIVER FUNCTION TABLE

INPUT	ENABLE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z
OPEN	H	L	H

H = high-level, L = low-level, X = irrelevant, Z = high-impedance (off)

SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS

SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{OD}	Differential output voltage magnitude	R _L = 100 Ω, See Figure 1 and 2		247	340	454	mV
Δ V _{OD}	Change in differential output voltage magnitude between logic states			-50		50	
V _{OC(SS)}	Steady-state common-mode output voltage	See 3		1.125		1.375	V
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage between logic states			-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage				50	150	mV
I _{CC}	Supply current	'LVDS387	Enabled, R _L = 100 Ω, V _{IN} = 0.8 V or 2 V	85		95	mA
		'LVDS389		50		70	
		'LVDS387	Disabled, V _{IN} = 0 V or V _{CC}	0.5		1.5	
		'LVDS389		0.5		1.5	
I _{IH}	High-level input current	V _{IH} = 2 V			3	20	μA
I _{IL}	Low-level input current	V _{IL} = 0.8 V			2	10	μA
I _{OS}	Short-circuit output current	V _{OY} or V _{OZ} = 0 V				±24	mA
		V _{OD} = 0 V				±12	mA
I _{OZ}	High-impedance output current	V _O = 0 V or V _{CC}				±1	μA
I _{O(OFF)}	Power-off output current	V _{CC} = 1.5 V, V _O = 2.4 V				±1	μA
C _{IN}	Input capacitance	V _I = 0.4 sin(4E6πt) + 0.5 V			5		pF
C _O	Output capacitance	V _I = 0.4 sin(4E6πt) + 0.5 V, Disabled			9.4		pF

† All typical values are at 25°C and with a 3.3 V supply.

switching characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
t _{PLH}	Propagation delay time, low-to-high-level output	R _L = 100 Ω, C _L = 10 pF, See Figure 4		0.9	1.7	2.9	ns	
t _{PHL}	Propagation delay time, high-to-low-level output			0.9	1.6	2.9	ns	
t _r	Differential output signal rise time			0.4	0.8	1	ns	
t _f	Differential output signal fall time			0.4	0.8	1	ns	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})					150	500	ps
t _{sk(o)}	Output skew‡					80	150	ps
t _{sk(pp)}	Part-to-part skew§						1.5	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	See Figure 5			6.4	15	ns	
t _{PZL}	Propagation delay time, high-impedance-to-low-level output				5.9	15	ns	
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output				3.5	15	ns	
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output				4.5	15	ns	

† All typical values are at 25°C and with a 3.3 V supply.

‡ t_{sk(o)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together.

§ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. VOD Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, Pulse Repetition Rate (PRR) = 0.5 Mpps, Pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, Pulse Repetition Rate (PRR) = 50 Mpps, Pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS

SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

PARAMETER MEASUREMENT INFORMATION



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, Pulse Repetition Rate (PRR) = 0.5 Mpps, Pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 5. Enable and Disable Time Circuit and Definitions

TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8




Figure 9

SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS

SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

TYPICAL CHARACTERISTICS




Figure 10

APPLICATION INFORMATION




Figure 11. Typical Application Schematic

Signaling Rate vs Distance

The ultimate data transfer rate over a given cable or trace length involves many variables. Starting with the capabilities of this LVDS driver to reproduce a data pulse as short as 1.6 ns (a 630 Mbps signaling rate) with less than 500 ps of pulse distortion, any degradation of this pulse by the transmission media will necessarily reduce the the timing margin at the receiving end of the data link.

The timing uncertainty induced by the transmission media is commonly referred to as jitter and comes from numerous sources. The characteristics of a particular transmission media can be quantified by using an eyepattern measurement such as shown in Figure 12, which shows about 340 ps of jitter or 20% of the data pulse width.

SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS

SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

APPLICATION INFORMATION




Figure 12. Typical LVDS Eyepattern

A generally accepted range of jitter at the receiver inputs that allows data recovery is 5% to 20% of the unit interval (data pulse width). Table 1 shows the signaling rate achieved on various cables and lengths at a 5% eyepattern jitter with a typical LVDS driver.

Table 1. Signaling Rates for Various Cables for 5% Eyepattern Jitter

LENGTH (m)	CABLE†					
	A (Mbps)	B (Mbps)	C (Mbps)	D (Mbps)	E (Mbps)	F (Mbps)
1	240	200	240	270	180	230
5	205	210	230	250	215	230
10	180	150	195	200	145	180

† Cable A: CAT 3, specified up to 16 MHz, no shield, outside conductor diameter (∅) 0.52 mm

Cable B: CAT 5, specified up to 100 MHz, no shield, ∅ 0.52 mm

Cable C: CAT 5, specified up to 100 MHz, taped over all shield, ∅ 0.52 mm

Cable D: CAT 5 (exceeding CAT 5), specified up to 300 MHz, braided over all shield plus taped individual shield for any pair, ∅ 0.64 mm (AWG22)

Cable E: CAT 5 (exceeding CAT 5), specified up to 350 MHz, ∅ 0.64 mm (AWG22), no shield

Cable F: CAT 5 (exceeding CAT 5), specified up to 350 MHz, "self-shielded", ∅ 0.64 mm (AWG22)

During synchronous parallel transfers, skew between the data and clock lines will also reduce the timing margin. This must be accounted for in the system timing budget. Fortunately, the low output skew of this LVDS driver will generally be a small portion of this budget.

other LVDS products

For other products and applications notes in the LVDS and LVDM product families visit our Web site at <http://www.ti.com/sc/datatran>.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS


SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

MECHANICAL DATA

DBT (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

30 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - Falls within JEDEC MO-153

SN65LVDS387, SN75LVDS387, SN65LVDS389, SN75LVDS389 HIGH-SPEED DIFFERENTIAL LINE DRIVERS


SLLS362B – SEPTEMBER 1999 – REVISED NOVEMBER 1999

MECHANICAL DATA

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.