SLLS359A - JUNE 1999 - REVISED MARCH 2000

- Meets or Exceeds the Requirements of ANSI TIA/EIA-644 Standard
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100-Ω Load
- Signaling Rates up to 155 Mbps
- Operates From a Single 3.3-V Supply
- Driver at High Impedance When Disabled or With V_{CC} = 0
- Low-Voltage TTL (LVTTL) Logic Input Levels
- Characterized For Operation From 0°C to 70°C

SN75LVDS31D (Marked as 75LVDS31) (TOP VIEW)						
1A [1Y [2Z [2Y [2A [GND]	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V _{CC} 4A 4Y 4Z G 3Z 3Y 3A			

SN75LVDS9638D (Marked as DF638 or 7L9638)

(TOP VIEW)				
V _{CC} [1A [2A [GND [1 2 3 4	υ	8 7 6 5	[] 1Z

description

The SN75LVDS31 and SN75LVDS9638 are differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5 V differential

standard levels (such as TIA/EIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 247 mV into a $100-\Omega$ load when enabled.

The intended application of these devices and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN75LVDS31 and SN75LVDS9638 are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated


SLLS359A - JUNE 1999 - REVISED MARCH 2000

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'LVDS31 logic diagram (positive logic)



'LVDS9638 logic diagram (positive logic)





SLLS359A - JUNE 1999 - REVISED MARCH 2000

Function Tables

SN75LVDS31						
INPUT	ENA	BLES	OUTPUTS			
A	G	G	Y	Z		
Н	Н	Х	Н	L		
L	Н	Х	L	Н		
н	х	L	Н	L		
L	Х	L	L	н		
Х	L	н	Z	Z		
Open	Н	Х	L	н		
Open	Х	L	L	н		


H = high level, L = low level, X = irrelevant, Z = high impedance (off)

SN75LVDS9638

OUTPUTS			
Y	Z		
Н	L		
L	Н		
L	Н		
	Y H		

H = high level, L = low level

equivalent input and output schematic diagrams





SLLS359A - JUNE 1999 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 4 V
Input voltage range, V ₁	-0.5 V to V _{CC} + 0.5 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.

DISSIPATION RATING TABLE					
PACKAGE	T _A = 70°C POWER RATING				
D (8)	725 mW	5.8 mW/°C	464 mW		
D (16)	950 mW	7.6 mW/°C	608 mW		
+	6 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -				

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Operating free-air temperature, T _A	0		70	°C



SLLS359A - JUNE 1999 - REVISED MARCH 2000

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN75LVDS31, SN75LVDS9638			UNIT	
				MIN	TYP [†]	MAX		
V _{OD}	Differential output voltage magnitud	de			247	340	454	mV
ΔV _{OD}	Change in differential output voltage between logic states	e magnitude	R _L = 100 Ω,	See Figure 2	-50		50	mV
$\Delta VOC(SS)$	Change in steady-state common-mo between logic states	ode output voltage			1.125	1.2	1.375	V
VOC(SS)	Steady-state common-mode output	voltage	See Figure 3		-50		50	mV
VOC(PP)	Peak-to-peak common-mode outpu	t voltage				50	150	mV
		SN75LVDS31	$V_{I} = 0.8 V \text{ or } 2 V,$ No load	Enabled,		9	20	mA
ICC			V _I = 0.8 or 2 V, Enabled	R _L = 100 Ω,		25	35	mA
			$V_I = 0 \text{ or } V_{CC},$	Disabled		0.25	1	mA
			N75I VDS9638 VI = 0.8 V or 2 V	No load		4.7	8	mA
		3N73LVD39030		R _L = 100 Ω		9	13	mA
IIН	High-level input current	el input current				4	20	μA
۱ _{IL}	Low-level input current		V _{IL} = 0.8 V			0.1	10	μA
100	Chart aireuit autaut aurreat		$V_{O(Y)}$ or $V_{O(Z)} =$	0		-4	-24	mA
los	Short-circuit output current		$V_{OD} = 0$				±12	mA
IOZ	High-impedance output current	impedance output current					±1	μA
lO(OFF)	Power-off output current		$V_{CC} = 0,$ $V_{O} = 2.4 V$				±1	μA
CI	Input capacitance					3		pF

[†] All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3$ V.

switching characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN75LVDS31, SN75LVDS9638			UNIT
			MIN	TYP†	MAX	
^t pLH	Propagation delay time, low-to-high-level output				6	ns
^t pHL	Propagation delay time, high-to-low-level output				6	ns
t _r	Differential output signal rise time (20% to 80%)	$R_L = 100 \Omega$, $C_L = 10 pF$, See Figure 2		0.5	1.2	ns
tf	Differential output signal fall time (80% to 20%)			0.5	1.2	ns
tsk(p)	Pulse skew (t _{PHL} – t _{PLH}) [‡]				0.6	ns
tsk(o)	Channel-to-channel output skew§				0.6	ns
tsk(pp)	Part-to-part skew¶				1	ps
^t pZH	Propagation delay time, high-impedance-to-high-level output				25	ns
^t pZL	Propagation delay time, high-impedance-to-low-level output	See Figure 4			25	ns
^t pHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 4			25	ns
t _{pLZ}	Propagation delay time, low-level-to-high-impedance output				25	ns

[†] All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3 \text{ V}$. [‡] $t_{sk(p)}$ is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output. [§] $t_{sk(o)}$ is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

It sk(p) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.



SLLS359A – JUNE 1999 – REVISED MARCH 2000

PARAMETER MEASUREMENT INFORMATION






Figure 1. Voltage and Current Definitions



NOTES: A. All input pulses are supplied by a generator having the following characteristics: $t_f \text{ or } t_f \le 1 \text{ ns}$, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.

B. CL includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




- NOTES: A. All input pulses are supplied by a generator having the following characteristics: $t_f \text{ or } t_f \le 1 \text{ ns}$, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.
 - B. CL includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
 - C. The measurement of VOC(PP) is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



SLLS359A - JUNE 1999 - REVISED MARCH 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f < 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.

B. C_L includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions



SLLS359A - JUNE 1999 - REVISED MARCH 2000

APPLICATIONS INFORMATION





Figure 5. Typical Transmission Distance Versus Signaling Rate

- NOTES: A. Place a 0.1 μ F and a 0.001 μ F Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between V_{CC} and the ground plane. The capacitors should be located as close as possible to the device terminals.
 - B. Unused enable inputs should be tied to V_{CC} or GND as appropriate.

Figure 6. Typical Application Circuit Schematic



SLLS359A - JUNE 1999 - REVISED MARCH 2000




APPLICATIONS INFORMATION

- NOTES: A. Resistors are leadless thick-film (0603) 5% tolerance.
 - B. Decoupling capacitance is not shown but recommended.
 - C. V_{CC} is 3 V to 3.6 V.
 - D. The differential output voltage of the 'LVDS31 can exceed that specified by IEEE1394.

Figure 7. 100 Mbps IEEE1394 Transceiver



SLLS359A - JUNE 1999 - REVISED MARCH 2000



NOTE A: Place a 0.1 µF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between V_{CC} and the ground plane. The capacitor should be located as close as possible to the device terminals.

Figure 8. Operation with a 5-V Supply

related information

IBIS modeling is available for this device. Please contact the local TI sales office or the TI Web site at *www.ti.com* for more information.

For more application guidelines, please see the following documents:

- Low-Voltage Differential Signalling Design Notes (SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)
- Reducing EMI with LVDS (SLLA030)
- Slew Rate Control of LVDS Circuits (SLLA034)
- Using an LVDS Receiver with RS-422 Data (SLLA031)
- Evaluating the LVDS EVM (SLLA033)




SLLS359A - JUNE 1999 - REVISED MARCH 2000

MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated