SLLS335 - JANUARY 1999

 Single-Chip TIA/EIA-232-F Interface for IBM[™] PC/AT[™] Serial Port 	DB, DW, N, OR PW PACKAGE (TOP VIEW)
 Designed to Transmit and Receive 4-μs Pulses (Equivalent to 256 kbit/s) 	V_{DD} $\begin{bmatrix} 1 & 20 \end{bmatrix}$ V_{CC} RA1 $\begin{bmatrix} 2 & 19 \end{bmatrix}$ RY1
 Less Than 21-mW Power Consumption 	RA2 3 18 RY2
 Wide Supply-Voltage Range, 4.75 V to 15 V 	RA3 🛛 4 17 🗍 RY3
 Driver Output Slew Rates Are Internally 	DY1 [5 16] DA1
Controlled to 30 V/µs Max	DY2 [6 15 [DA2
 Receiver Input Hysteresis, 1000 mV Typ 	RA4 🛛 7 14 🗍 RY4
 TIA/EIA-232-F Bus-Pin ESD Protection 	DY3 🛛 8 🛛 13 🗍 DA3
Exceeds:	RA5 🛛 9 🛛 12 🗍 RY5
	V _{SS} [] 10 11] GND
 15-kV, Human-Body Model 	F
– IEC1000-4-2 Level-4 Compliant	

- Three Drivers and Five Receivers Meet or Exceed the Requirements of TIA/EIA-232-F and ITU V.28
- Complements the SN75LP196
- Designed to Replace the Industry-Standard SN75185 and SN75C185 With the Same Flow-Through Pinout
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Dual-In-Line (N) Packages

description

The SN75LP1185 is a low-power bipolar device containing three drivers and five receivers with 15 kV of ESD protection on the bus pins with respect to each other. Bus pins are defined as those pins that tie directly to the serial-port connector, including GND. The pinout matches the flow-through design of the industry-standard SN75185 and SN75C185. The flow-through pinout of the SN75LP1185 allows easy interconnection of the UART and serial-port connector of the IBM PC/AT and compatibles. The SN75LP1185 provides a rugged, low-cost solution for this function with the combination of the bipolar processing and 15 kV of ESD protection.

The SN75LP1185 has internal slew-rate control to provide a maximum rate of change in the output signal of 30 V/ μ s. The driver output swing is nominally clamped at \pm 6 V to enable the higher data rates associated with this device and to reduce EMI emissions. Even though the driver outputs are clamped, they can handle voltages up to \pm 15 V without damage. All the logic inputs can accept 3.3-V or 5-V input signals.

The SN75LP1185 complies with the requirements of TIA/EIA-232-F and ITU V.28. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the SN75LP1185 support rates up to 256 kbit/s.

The SN75LP1185 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IBM and PC/AT are trademarks of International Business Machines Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SLLS335 - JANUARY 1999


Function Tables

INPUT DA	OUTPUT DY
Н	L
L	Н
Open	L

RECEIVER

INPUT RA	OUTPUT RY
Н	L
L	Н
Open	Н

logic diagram (positive logic)





SLLS335 - JANUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Positive supply-voltage range (see Note 1): V _{CC} V _{DD}	-0.5 V to 7 V
Negative supply-voltage range, V _{SS} (see Note 1)	\ldots . 0.5 V to –15 V
Input-voltage range, V _I : Receiver (RA) Driver (DA)	. –0.5 V to V _{CC} + 0.4 V
Output-voltage range, V _O : Receiver (RY) Driver (DY)	
Electrostatic discharge: Bus pins (human-body model) (see Note 2)	Class 3: 15 kV
Bus pins (machine model)	
All pins (human-body model) (see Note 2)	Class 3: 5 kV
All pins (machine model) Package thermal impedance, θ_{JA} (see Note 3): DB package	
DW package N package	
PW package	128°C/W
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal, unless otherwise noted.

2. Per MIL-STD-883, Method 3015.7

3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage (see Note 4)		4.75	5	5.25	V
V _{DD}	Supply voltage (see Note 5)		9	12	15	V
VSS	Supply voltage (see Note 5)		-9	-12	-15	V
VIH	High-level input voltage DA	1	2			V
VIL	Low-level input voltage DA	1			0.8	V
VI	Receiver input voltage RA	1	-25		25	V
ЮН	High-level output current RY	, ,			-1	mA
IOL	Low-level output current RY	,			2	mA
TA	Operating free-air temperature		0		70	°C

NOTES: 4. V_{CC} cannot be greater than V_{DD} .

5. The device operates down to V_{DD} = V_{CC} and |V_{SS}| = V_{CC}, but supply currents increase and other parameters may vary slightly from the data sheet limits.



SLLS335 - JANUARY 1999

supply currents over the recommended operating conditions (unless otherwise noted)

PARAMETER	TEST C	TEST CONDITIONS					UNIT
		V _{DD} = 9 V,	$V_{SS} = -9 V$			1000	
Supply current for V _{CC} , I _{CC}		V _{DD} = 12 V,	$V_{SS} = -12 V$			1000	
	maximum VOL	V _{DD} = 9 V,	$V_{SS} = -9 V$			800	
Supply current for VDD, IDD		V _{DD} = 12 V,	$V_{SS} = -12 V$			800	μA
Supply ourrept for Vee, lee		V _{DD} = 9 V,	V _{SS} = -9 V			-625	
Supply current for VSS, ISS		V _{DD} = 12 V,	$V_{SS} = -12 V$			-625	

driver electrical characterisitics over the recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS				TYP	MAX	UNIT
Veu		$V_{1L} = 0.8 V,$	V _{DD} = 9 V,	$V_{SS} = -9 V$		5	5.8	6.6	V
VOH	High-level output voltage	$R_L = 3 k\Omega$, See Figure 1	V _{DD} = 12 V,	$V_{SS} = -12 V_{,}$	See Note 6	5	5.8	6.6	v
		$V_{IH} = 2 V$,	V _{DD} = 9 V,	V _{SS} = -9 V		-5	-5.8	-6.9	V
VOL	Low-level output voltage	$R_L = 3 k\Omega$, See Figure 1	V _{DD} = 12 V,	V _{SS} = -12 V,	See Note 6	-5	-5.9	-6.9	V
IIН	High-level input current	V _I at V _{CC}						1	μA
۱ _{IL}	Low-level input current	V _I at GND						-1	μA
IOS(H)	Short-circuit high-level output current	V _O = GND or V	SS,	See Figure 2 a	nd Note 7		-30	-55	mA
I _{OS(L)}	Short-circuit low-level output current	$V_{O} = GND \text{ or } V_{DD},$		See Figure 2 a	nd Note 7		30	55	mA
r _o	Output resistance	V _{DD} = V _{SS} = V	CC = 0,	$V_{O} = 2 V$		300			Ω

NOTES: 6. Maximum output swing is nominally clamped at ±6 V to enable the higher data rates associated with this device and to reduce EMI emissions. The driver outputs may slightly exceed the maximum output voltage over the full V_{CC} and temperature ranges.

7. Not more than one output should be shorted at one time.



SLLS335 – JANUARY 1999

driver switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PHL	Propagation delay time, high- to low-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C$	C _L = 15 pF, See Figure 1	300	800	1600	ns
^t PLH	Propagation delay time, low- to high-level output	R_L = 3 k Ω to 7 k Ω , C_L = 15 pF, See Figure 1			800	1600	ns
		V _{CC} = 5 V,	Using V_{TR} = 10%-to-90% transition region, Driver speed = 250 kbit/s, C _L = 15 pF, See Note 8	375		2240	
t _{TLH}	Transition time,	$V_{DD} = 12 \text{ V},$ $V_{SS} = -12 \text{ V},$ $R_{L} = 3 \text{k}\Omega \text{ to } 7 \text{k}\Omega,$ See Figure 1 and Note 9	Using $V_{TR} = \pm 3 V$ transition region, Driver speed = 250 kbit/s, CL = 15 pF	200		1500	ns
	low- to high-level output		Using $V_{TR} = \pm 2 V$ transition region, Driver speed = 250 kbit/s, $C_L = 15 pF$	133		1000	
			Using V _{TR} = \pm 3 V transition region, Driver speed = 125 kbit/s, C _L = 2500 pF			2750	
		V _{CC} = 5 V,	Using V_{TR} = 10%-to-90% transition region, Driver speed = 250 kbit/s, C _L = 15 pF, See Note 8	375		2240	
^t THL	Transition time,	$V_{DD} = 12 V,$ $V_{SS} = -12 V,$ $P_{SS} = -12 V,$	Using $V_{TR} = \pm 3 V$ transition region, Driver speed = 250 kbit/s, $C_L = 15 pF$	200		1500	ns
	high- to low-level output	$R_L = 3 k\Omega \text{ to } 7 k\Omega$, See Figure 1 and Note 9	Using $V_{TR} = \pm 2 V$ transition region, Driver speed = 250 kbit/s, $C_L = 15 pF$	133		1000	
			Using $V_{TR} = \pm 3 V$ transition region, Driver speed = 125 kbit/s, $C_L = 2500 \text{ pF}$			2750	
SR	Output slew rate	V _{CC} = 5 V, V _{DD} = 12 V, V _{SS} = -12 V	Using V _{TR} = \pm 3 V transition region, Driver speed = 0 to 250 kbit/s, C _L = 15 pF	4	20	30	V/µs

NOTES: 8. Equivalent to the SN75C185. The SN75LP1185 output-voltage swing is clamped to about 70% of the typical SN75C185 output-voltage swing, and the specified limits reflect the reduced output swing.

9. Maximum output swing is limited to ±6 V to enable the higher data rates associated with this device and to reduce EMI emissions.

receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IT+}	Positive-going input threshold voltage	See Figure 3		1.6	2	2.55	V	
V _{IT}	Negative-going input threshold voltage	See Figure 3		0.6	1	1.45	V	
V _{HYS}	Input hysteresis, V _{IT+} V _{IT-}	See Figure 3		600	1000		mV	
VOH	High-level output voltage	I _{OH} = -1 mA		2.5	3.9		V	
VOL	Low-level output voltage	I _{OL} = 2 mA			0.33	0.5	V	
1	Lich lovel input ourrent	V _I = 3 V		0.43	0.6	1	~^^	
ін	High-level input current	V _I = 25 V		3.6	5.1	8.3	8.3 mA	
1		V _I = -3 V		-0.43	-0.6	-1	~^^	
lIL	Low-level input current	V _I = -25 V		-3.6	-5.1	-8.3	mA	
IOS(H)	Short-circuit high-level output current	V _O = 0,	See Figure 5 and Note 7			-20	mA	
IOS(L)	Short-circuit low-level output current	$V_{O} = V_{CC},$	See Figure 5 and Note 7			20	mA	
R _{IN}	Input resistance	$V_{I} = \pm 3 \text{ V to } \pm 25$	V	3	5	7	kΩ	

NOTE 7: Not more than one output should be shorted at one time.




SLLS335 - JANUARY 1999

receiver switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 4)


	PARAMETER	MIN	TYP	MAX	UNIT
^t PHL	Propagation delay time, high- to low-level output		400	900	ns
^t PLH	Propagation delay time, low- to high-level output		400	900	ns
^t TLH	Transition time, low- to high-level output		200	500	ns
^t THL	Transition time, high- to low-level output		200	400	ns
tSK(p)	Pulse skew tpLH - tpHL		200	425	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: For C_L < 1000 pF: t_W = 4 μ s, PRR = 250 kbit/s, Z_O = 50 Ω , t_r and t_f < 50 ns. For C_L = 2500 pF: t_W = 8 μ s, PRR = 125 kbit/s, Z_O = 50 Ω , t_r and t_f < 50 ns. B. C_L includes probe and jig capacitance.

Figure 1. Driver Parameter Test Circuit and Waveform









Figure 3. Receiver V_{IT} Test



SLLS335 - JANUARY 1999

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_W = 4 \mu s$, PRR = 250 kbit/s, $Z_O = 50 \Omega$, t_f and $t_f < 50 ns$. B. CL includes probe and jig capacitance.

Figure 4. Receiver Parameter Test Circuit and Waveform





Figure 5. Receiver I_{OS} Test

APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the SN75LP1185 in the fault condition when the device outputs are shorted to ± 15 V and the power supplies are at low voltage and provide low-impedance paths to ground (see Figure 6).







IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated