SLLS171C - OCTOBER 1993 - REVISED APRIL 2000

- Meet or Exceed the EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT Recommendation V.11
- Designed to Operate With Pulse Durations as Short as 20 ns
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Input Sensitivity . . . ±200 mV
- Low-Power Consumption . . . 20 mA Max
- Open-Circuit Fail-Safe Design
- Common-Mode Input Voltage Range of -7 V to 12 V
- Pin Compatible With SN75175 and MC3486

description

The SN65LBC175 and SN75LBC175 are monolithic, quadruple, differential line receivers with 3-state outputs and are designed to meet the requirements of the EIA standards RS-422-A, RS-423-A, RS-485, and CCITT Recommendation V.11. The devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. The receivers are enabled in pairs, with an active-high enable input. Each differential receiver input features high impedance, hysteresis for increased noise immunity, and sensitivity of ±200 mV over a common-mode input voltage range of 12 V to -7 V. The fail-safe design ensures that when the inputs are open-circuited, the outputs are always high. Both devices are designed using the TI proprietary LinBiCMOS™ technology allowing low power consumption, high switching speeds, and robustness.


These devices offer optimum performance when used with the SN75LBC172 or SN75LBC174 quadruple line drivers. The SN65LBC175 and SN75LBC175 are available in the 16-pin DIP (N) and small-outline inline circuit (SOIC) D packages.


The SN65LBC175 is characterized over the industrial temperature range of -40° C to 85° C. The SN75LBC175 is characterized for operation over the commercial temperature range of 0° C to 70° C.

LinBiCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.








[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Copyright © 2000, Texas Instruments Incorporated


SLLS171C - OCTOBER 1993 - REVISED APRIL 2000

FUNCTION TABLE (each receiver)						
DIFFERENTIAL INPUTS A-B						
$V_{ID} \ge 0.2 V$	Н	Н				
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Н	?				
$V_{ID} \leq -0.2 V$	Н	L				
Х	L	Z				
Open circuit	Н	Н				

H = high level, L = low level, X = irrelevant,

Z = high impedance (off), ? = indeterminate

schematics of inputs and outputs





SLLS171C - OCTOBER 1993 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	-0.3 // to 7 //
Input voltage, V _I (A or B inputs)	±25 V
Differential input voltage, VID (see Note 2)	
Voltage range at Y, 1/2EN, 3/4EN	-0.3 V to V _{CC} + 0.5 V
Continuous total dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A : SN65LBC175	40°C to 85°C
SN75LBC175	0°C to 70°C
Storage temperature range, T _{stg}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE							
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING			
D	1100 mW	8.7 mW/°C	709 mW	578 mW			
N	1150 mW	9.2 mW/°C	736 mW	598 mW			

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Common-mode input voltage, VIC		-7		12	V
Differential input voltage, VID				±6	V
High-level input voltage, V _{IH}	EN inputs	2			V
Low-level input voltage, VIL				0.8	V
High-level output current, IOH		-8		mA	
Low-level output current, IOL				16	mA
Operating free-air temperature, T _A	SN65LBC175	-40		85	°C
	SN75LBC175	0		70	



SLLS171C - OCTOBER 1993 - REVISED APRIL 2000

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TI		ONS	MIN	TYP [†]	MAX	UNIT
VIT+	Positive-going input three	shold voltage	$I_{O} = -8 \text{ mA}$					0.2	V
VIT-	Negative-going input three	eshold voltage	I _O = 16 mA			-0.2			V
V _{hys}	Hysteresis voltage (VIT-	- V _{IT-})					45		mV
VIK	Enable input clamp volta	ge	lı = –18 mA				-0.9	-1.5	V
Vон	High-level output voltage		V _{ID} = 200 mV,	IOH = -8 m.	A	3.5	4.5		V
VOL	Low-level output voltage		$V_{ID} = -200 \text{ mV},$	I _{OL} = 8 mA			0.3	0.5	V
loz	High-impedance-state ou	utput current	$V_{O} = 0 V \text{ to } V_{CC}$					±20	μΑ
			V _{IH} = 12 V,	V _{CC} = 5 V,	Other inputs at 0 V		0.7	1	mA
1.	Pup input ourrept	A or P inputo	V _{IH} = 12 V,	$V_{CC} = 0 V,$	Other inputs at 0 V		0.8	1	mA
1	Bus input current	A or B inputs	$V_{IH} = -7 V,$	V _{CC} = 5 V,	Other inputs at 0 V		-0.5	-0.8	mA
			$V_{IH} = -7 V,$	$V_{CC} = 0 V,$	Other inputs at 0 V		-0.4	-0.8	mA
Ιн	High-level enable input c	urrent	V _{IH} = 5 V					±20	μΑ
Ι _Ι	Low-level enable input c	urrent	V _{IL} = 0 V					-20	μΑ
los	Short-circuit output curre	nt	V _O = 0				-80	-120	mA
1	Supply current		Outputs enabled,	I _O = 0,	V _{ID} = 5 V		11	20	
ICC			Outputs disabled				0.9	1.4	mA

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PHL	Propagation delay time, high- to low-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	11	22	30	ns
^t PLH	Propagation delay time, low- to high-level output	See Figure 1	11	22	30	ns
^t PZH	Output enable time to high level	See Figure 2		17	30	ns
t _{PZL}	Output enable time to low level	See Figure 3		18	30	ns
^t PHZ	Output disable time from high level	See Figure 2		30	40	ns
t _{PLZ}	Output disable time from low level	See Figure 3		23	30	ns
^t sk(p)	Pulse skew (tpHL - tpLH)	See Figure 2		4	6	ns
tt	Transition time	See Figure 1		3	10	ns



SLLS171C - OCTOBER 1993 - REVISED APRIL 2000

PARAMETER MEASUREMENT INFORMATION





Figure 1. tPLH and tPHL Test Circuit and Voltage Waveforms



TEST CIRCUIT


- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_{f} \le 6$ ns, $t_{f} \le 6$ ns, $Z_{O} = 50 \Omega$.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N916 or equivalent.

Figure 2. t_{PHZ} and t_{PZH} Test Circuit and Voltage Waveforms



SLLS171C – OCTOBER 1993 – REVISED APRIL 2000

PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. \dot{C}_L includes probe and jig capacitance.
 - C. All diodes are 1N916 or equivalent.


Figure 3. t_{PZL} and t_{PLZ} Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS





SLLS171C - OCTOBER 1993 - REVISED APRIL 2000



TYPICAL CHARACTERISTICS




SLLS171C - OCTOBER 1993 - REVISED APRIL 2000

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**)

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLLS171C - OCTOBER 1993 - REVISED APRIL 2000

MECHANICAL DATA

PLASTIC DUAL-IN-LINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated