
SLLS093D - OCTOBER 1972 - REVISED APRIL 1998


- Single 5-V Supply
- **Differential Line Operation**
- **Dual Channels**
- **TTL Compatibility**
- **Short-Circuit Protection of Outputs**
- **Output Clamp Diodes to Terminate Line Transients**
- **High-Current Outputs**
- **Quad Inputs**
- Single-Ended or Differential AND/NAND **Outputs**
- **Designed for Use With Dual Differential Drivers SN55182 and SN75182**
- Designed to Be Interchangeable With National Semiconductor DS7830 and **DS8830**

#### description

The DS8830, SN55183, and SN75183 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines, such as twisted pair, at normal line impedances without high power dissipation. These devices can be used as TTL expander/phase splitters, because the output stages are similar to TTL totem-pole outputs.



SN55183 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### THE DS8830 AND SN55183 ARE NOT RECOMMENDED FOR NEW DESIGNS

The driver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55183 is characterized for operation over the full military temperature range of -55°C to 125°C. The DS8830 and SN75183 are characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

# logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.


# logic diagram (positive logic)



Positive logic: y = ABCD,  $Z = \overline{ABCD}$ 

Pin numbers shown are for the D, J, N, and W packages.

# schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for the D, J, N, and W packages.

SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub> 5.	
Duration of output short circuit (see Note 2)	1 s
Continuous total power dissipation See Dissipation Rating Ta	able
Storage temperature range, T <sub>stq</sub> –65°C to 150	0°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	0°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	0°C
Case temperature for 60 seconds. To: FK package	0°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.
  - 2. Not more than one output should be shorted to ground at any one time.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C			
D	950 mW	7.6 mW/°C	608 mW	_	
FK <sup>‡</sup>	1375 mW	11.0 mW/°C	880 mW	275 mW	
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW	
N	1150 mW	9.2 mW/°C	736 mW	-	
w‡	1000 mW	8.0 mW/°C	640 mW	200 mW	

<sup>‡</sup> In the FK, J, and W packages, SN55183 chips are alloy mounted and SN75183 chips are glass mounted.

#### recommended operating conditions

	SN55183			DS8830, SN75183			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, V <sub>IL</sub>			0.8			8.0	V
High-level output current, IOH			-40			-40	mA
Low-level output current, I <sub>OL</sub>			40			40	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

# electrical characteristics over recommended ranges of $V_{\mbox{\footnotesize{CC}}}$ and operating free-air temperature (unless otherwise noted)


PARAMETER			TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT	
Vou	High-level output voltage	Y (AND) outputs	V <sub>IH</sub> = 2 V	I <sub>OH</sub> = -0.8 mA	2.4			V	
VOH	r ligh-level output voltage	1 (AND) outputs	VIH = 2 V	I <sub>OH</sub> = -40 mA	1.8	3.3		V	
VOL	Low-level output voltage	Y (AND) outputs	V <sub>IL</sub> = 0.8 V	$I_{OL} = 32 \text{ mA}$		0.2		V	
VOL	Low-level output voltage	1 (AND) outputs	V   L = 0.0 V	I <sub>OL</sub> = 40 mA		0.22	0.4	, v	
VOH	High-level output voltage	Z (NAND) outputs	V <sub>II</sub> = 0.8 V	$I_{OH} = -0.8 \text{ mA}$	2.4			V	
VOH	r ligh-level output voltage	Z (INAIND) Outputs	VIL = 0.6 V	$I_{OH} = -40 \text{ mA}$	1.8	3.3		V	
\/o.	Low-level output voltage	Z (NAND) outputs	V <sub>IH</sub> = 2 V	I <sub>OL</sub> = 32 mA		0.2		V	
VOL	Low-level output voltage	Z (NAND) outputs	VIH = 2 V	I <sub>OL</sub> = 40 mA		0.22	0.4	V	
lН	High-level input current		V <sub>IH</sub> = 2.4 V				120	μΑ	
I <sub>I</sub> Input current at maximum input voltage		V <sub>IH</sub> = 5.5 V				2	mA		
I <sub>IL</sub> Low-level input current		V <sub>IL</sub> = 0.4 V				-4.8	mA		
IOS Short-circuit output current‡		$V_{CC} = 5 V$ ,	T <sub>A</sub> =125°C§	-40	-100	-120	mA		
I <sub>CC</sub> Supply current (average per driver)		V <sub>CC</sub> = 5 V,	All inputs at 5 V, No load		10	18	mA		


# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST (	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low- to high-level Y output	AND gates	C <sub>L</sub> = 15 pF, See Figure 1(a)		8	12	ns
tPHL	Propagation delay time, high- to low-level Y output	AND gates C <sub>L</sub> = 15 pF, See Figure 1(a)			12	18	ns
tPLH	Propagation delay time, low- to high-level Z output	NAND gates	C <sub>L</sub> = 15 pF, See Figure 1(a)		6	12	ns
tPHL	Propagation delay time, high- to low-level Z output	NAND gates	C <sub>L</sub> = 15 pF, See Figure 1(a)		6	8	ns
tPLH	Propagation delay time, low- to high-level differential output	Y output with re $R_L = 100 \Omega$ in s See Figure 1(b)		9	16	ns	
<sup>t</sup> PHL	Propagation delay time, high- to low-level differential output	Y output with re $R_L = 100 \Omega$ in s See Figure 1(b)		8	16	ns	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second. § T<sub>A</sub> = 125°C is applicable to SN55183 only.

# PARAMETER MEASUREMENT INFORMATION





(b) DIFFERENTIAL OUTPUT


NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50~\Omega, t_f \le 10~\text{ns}, t_f \le 10~\text{ns}, t_W = 0.5~\mu\text{s}, PRR \le 1~\text{MHz}.$ 


- B. C<sub>I</sub> includes probe and jig capacitance.
- C. Waveforms are monitored on an oscilloscope with  $r_i \ge 1 \text{ M}\Omega$ .


Figure 1. Test Circuits and Voltage Waveforms




#### TYPICAL CHARACTERISTICS†










<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.


#### TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

# **APPLICATION INFORMATION**



NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

$$\begin{split} &\text{Example: let} \quad f = 5 \text{ MHz} \\ &\quad C = 0.002 \, \mu\text{F} \\ &Z_{(\text{circuit})} = \frac{1}{2\pi f C} = \frac{1}{2\pi (5 \, \times \, 10^6)(0.002 \, \times \, 10^{-6})} \\ &Z_{(\text{circuit})} \approx \, 16\Omega \end{split}$$

B. Use of a capacitor to control response time is optional.

Figure 8. Transmission of Digital Data Over Twisted-Pair Line

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated