
SLLS005B - OCTOBER 1980 - REVISED MAY 1995

- Meets IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceivers
- Power-Up/Power-Down Protection (Glitch Free)
- Designed to Implement Control Bus Interface
- SN75161B Designed for Single Controller
- SN75162B Designed for Multiple Controllers
- High-Speed, Low-Power Schottky Circuitry
- Low Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down (V<sub>CC</sub> = 0)

#### description

The SN75161B and SN75162B eight-channel, general-purpose interface bus transceivers are monolithic, high-speed, low-power Schottky devices designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single- or multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75161B or SN75162B provides the complete 16-wire interface for the IEEE-488 bus.

The SN75161B and SN75162B feature eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A power-up/-down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during  $V_{CC}$  power up and power down.



NC-No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

#### SLLS005B - OCTOBER 1980 - REVISED MAY 1995

#### description (continued)

The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC (on SN75162B) enable signals. The SC input on the SN75162B allows the REN and IFC transceivers to be controlled independently.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage  $V_{CC}$  is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75161B and SN75162B are characterized for operation from 0°C to 70°C.

#### DATA-TRANSFER CHANNELS CONTROLS **BUS-MANAGEMENT CHANNELS** DC ΤE ATN<sup>†</sup> ATN<sup>†</sup> SRQ REN EOI DAV NDAC NRFD IFC (Controlled by DC) (Controlled by TE) н Н Н Т R Т R R Т R R Н Н R L L L Н R т т т Т R R т L L L Т Н L Х R Т R R R R Т Т Н Х Т R Т Т т R R L Т

#### SN75161B RECEIVE/TRANSMIT

**Function Tables** 

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

#### CONTROLS **BUS-MANAGEMENT CHANNELS** DATA-TRANSFER CHANNELS SC DC TE ATN<sup>†</sup> ATN<sup>†</sup> SRQ REN IFC EOI DAV NDAC NRFD (Controlled by SC) (Controlled by DC) (Controlled by TE) н н Н Т R Т Т R R Н Н L R R L Н L Т R R Т Т L L L Т Н L Х R Т R R Т Т н Х т R т т R R L Н Т Т L. R R

SN75162B RECEIVE/TRANSMIT

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.




SLLS005B - OCTOBER 1980 - REVISED MAY 1995


NAME	IDENTITY	CLASS				
DC	Direction Control					
TE	Talk Enable	Control				
SC	System Control (SN75162B only)					
ATN	Attention					
SRQ	Service Request					
REN	Remote Enable	Bus				
IFC	Interface Clear	Management				
EOI	End of Identity					
DAV	Data Valid					
NDAC	Not Data Accepted	Data				
NRFD	Not Ready for Data	Transfer				

#### CHANNEL-IDENTIFICATION TABLE

#### SN75161B logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.






# SN75161B logic diagram (positive logic)


SLLS005B – OCTOBER 1980 – REVISED MAY 1995

#### SN75162B logic symbol<sup>†</sup>

SN75162B logic diagram (positive logic)



<sup>†</sup>This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.




Pin numbers shown are for the N package.



SLLS005B - OCTOBER 1980 - REVISED MAY 1995

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage, VI	5.5 V
Low-level driver output current, I <sub>OL</sub>	100 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.



#### SLLS005B - OCTOBER 1980 - REVISED MAY 1995

DISSIPATION RATING TABLE									
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING						
DW (20 pin)	1125 mW	9.0 mW/°C	720 mW						
DW (24 pin)	1350 mW	10.8 mW/°C	864 mW						
N (20 pin)	1150 mW	9.2 mW/°C	736 mW						
N (22 pin)	1700 mW	13.6 mW/°C	1088 mW						

## recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	5 V	
High-level input voltage, VIH		2			V	
Low-level input voltage, VIL				0.8	V	
High-level output current, IOH	Bus ports with 3-state outputs			-5.2	mA	
	Terminal ports			-800	μA	
Low-level output current, IOL	Bus ports			48	m۸	
	Terminal ports			16	mA	
Operating free-air temperature, T <sub>A</sub>				70	°C	



SLLS005B - OCTOBER 1980 - REVISED MAY 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			түр†	MAX	UNIT
VIK	Input clamp voltage		II = -18 mA			-0.8	-1.5	V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT +</sub> – V <sub>IT –</sub> )	Bus	See Figure 7			0.65		V
Vt	High-level output voltage	Terminal	I <sub>OH</sub> = -800 μA		2.7	3.5		V
<sup>v</sup> он <sup>‡</sup>	nightevel output voltage	Bus	$I_{OH} = -5.2 \text{ mA}$		2.5	3.3		v
Vei	Low-level output voltage	Terminal	I <sub>OL</sub> = 16 mA			0.3	0.5	v
VOL	Low-level output voltage	Bus	I <sub>OL</sub> = 48 mA			0.35	0.5	v
łı	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μA
Ιн	High-level input current	Terminal and	V <sub>I</sub> = 2.7 V	V <sub>I</sub> = 2.7 V		0.1	20	μA
۱ <sub>IL</sub>	Low-level input current	control inputs	V <sub>I</sub> = 0.5 V			-10	-100	μA
Vuen	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7	v
VI/O(bus)				$I_{I(bus)} = -12 \text{ mA}$			-1.5	
	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = -1.5 V \text{ to } 0.4 V$	-1.3			mA
				V <sub>I(bus)</sub> = 0.4 V to 2.5 V	0		-3.2	
				V <sub>I(bus)</sub> = 2.5 V to 3.7 V			2.5	
II/O(bus)							-3.2	
				V <sub>I(bus)</sub> = 3.7 V to 5 V	0		2.5	
				V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7		2.5	
		Power off	$V_{CC} = 0,$	$V_{I(bus)} = 0 V \text{ to } 2.5 V$			-40	μA
	Short-circuit output current	Terminal			-15	-35	-75	mA
los		Bus			-25	-50	-125	ША
ICC	Supply current		No load,	TE, DE, and SC low			110	mA
C <sub>I/O(bus)</sub> Bus-port capacitance		$V_{CC} = 5 V \text{ to } 0,$ $V_{I/O} = 0 \text{ to } 2 V,  f = 1 \text{ MHz}$			16		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup>  $V_{OH}$  applies for 3-state outputs only.




SLLS005B - OCTOBER 1980 - REVISED MAY 1995

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	МАХ	UNIT	
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF, See Figure 1		14	20	ns	
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	Terminar				14	20	ns	
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Terminal	Bus (SRQ, NDAC, NRFD)	C <sub>L</sub> = 30  pF, See Figure 1		29	35	ns	
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF, See Figure 2		10	20	ns	
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	Dus				15	22	115	
<sup>t</sup> PZH	Output enable time to high level		TE,DC, or SC Bus (ATN, EOI, REN, IFC, and DAV)	See Figure 3			60		
<sup>t</sup> PHZ	Output disable time from high level						45	ns	
<sup>t</sup> PZL	Output enable time to low level	-					60	115	
<sup>t</sup> PLZ	Output disable time from low level						55		
<sup>t</sup> PZH	Output enable time to high level						55		
<sup>t</sup> PHZ	Output disable time from high level	TE,DC,	Terminal	See Figure 4			50	]	
<sup>t</sup> PZL	Output enable time to low level	SC	Terminar	See Figure 4			45	ns	
<sup>t</sup> PLZ	Output disable time from low level						55		




SLLS005B - OCTOBER 1980 - REVISED MAY 1995



- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms




- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms



SLLS005B - OCTOBER 1980 - REVISED MAY 1995




# PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns,  $t_f \le 6 \text{ ns}, Z_O = 50 \Omega.$

#### Figure 3. Bus Enable and Disable Times Load Circuit and Voltage Waveforms



SLLS005B - OCTOBER 1980 - REVISED MAY 1995




#### PARAMETER MEASUREMENT INFORMATION

- NOTES: A.  $\ensuremath{\mathsf{C}}_L$  includes probe and jig capacitance.
  - B. The Input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq 6$  ns,  $t_{f} \leq 6$  ns,  $Z_{O} = 50 \Omega$ .

#### Figure 4. Terminal Enable and Disable Times Load Circuit and Voltage Waveforms




#### SLLS005B - OCTOBER 1980 - REVISED MAY 1995



#### **TYPICAL CHARACTERISTICS**



SLLS005B - OCTOBER 1980 - REVISED MAY 1995



**TYPICAL CHARACTERISTICS** 



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated