SLLS074C - SEPTEMBER 1973 - REVISED MAY 1998


- Designed for Digital Data Transmission Over 50- $\Omega$  to 500- $\Omega$  Coaxial Cable, Strip Line, or Twisted Pair
- High Speed
  - $t_{pd}$  = 20 ns Maximum at  $C_L$  = 15 pF
- TTL Compatible With Single 5-V Supply
- 2.4-V Output at I<sub>OH</sub> = −75 mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- Designed for Use With Triple Line Receivers SN55122, SN75122
- Designed to Be Interchangeable With Signetics N8T13

## description


The SN55121 and SN75121 dual line drivers are designed for digital data transmission over lines having impedances from 50 to 500  $\Omega$ . They are also compatible with standard TTL logic and supply-voltage levels.

The low-impedance emitter-follower outputs of the SN55121 and SN75121 can drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network that turns on when the output voltage drops below approximately 1.5 V. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN55121 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN75121 is characterized for operation from 0°C to 70°C.



SN55121 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

# THE SN75121 IS NOT RECOMMENDED FOR NEW DESIGNS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLE**

INPUTS						ОИТРИТ
Α	В	С	D	Е	F	Y
Н	Н	Н	Н	Χ	Χ	Н
Х	Χ	Χ	Χ	Н	Н	Н
All other input combinations						L

H = high level, L = low level, X = irrelevant


# logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for the D, J, and N packages.

## logic diagram (positive logic)





## schematic (each driver)



All resistor values shown are nominal.



SLLS074C - SEPTEMBER 1973 - REVISED MAY 1998

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	6 V
Input voltage	6 V
Output voltage	6 V
Continuous total power dissipation	
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Case temperature for 60 seconds: FK package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	ge 260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to both ground terminals connected together.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING	
D	950 mW	7.6 mW/°C	608 mW	_	
FK <sup>‡</sup>	1375 mW	11.0 mW/°C	880 mW	275 mW	
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW	
N	1150 mW	9.2 mW/°C	736 mW	_	

<sup>‡</sup> In the FK and J packages, SN55121 chips are either silver glass or alloy mounted.

#### recommended operating conditions

	SN55121			SN75121			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	4.75	5	5.25	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, V <sub>IL</sub>			8.0			8.0	V
High-level output current, IOH			-75			-75	mA
Operating free-air temperature, TA	-55		125	0		70	°C

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS				MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = -12 mA			-1.5	V
V <sub>(BR)</sub>	Breakdown voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = 10 mA		5.5		V
Vон	High-level output voltage	V <sub>IH</sub> = 2 V,	$I_{OH} = -75 \text{ mA},$	See Note 2	2.4		V
ЮН	High-level output current	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C,	V <sub>IH</sub> = 4.5 V, See Note 2	V <sub>OH</sub> = 2 V,	-100	-250	mA
loL	Low-level output current	V <sub>IL</sub> = 0.8 V,	$V_{OL} = 0.4 V$ ,	See Note 2		-800	μΑ
I <sub>O(off)</sub>	Off-state output current	$V_{CC} = 3 V$ ,	V <sub>O</sub> = 3 V			500	μΑ
lΗ	High-level output current	V <sub>I</sub> = 4.5 V				40	μΑ
I <sub>I</sub> L	Low-level output current	V <sub>I</sub> = 0.4 V			-0.1	-1.6	mA
los	Short-circuit output current <sup>†</sup>	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C			-30	mA
ICCH	Supply current, outputs high	$V_{CC} = 5.25 \text{ V},$	All inputs at 2 V,	Outputs open		28	mA
ICCL	Supply current, outputs low	$V_{CC} = 5.25 \text{ V},$	All inputs at 0.8 V,	Outputs open		60	mA


<sup>†</sup> Not more than one output should be shorted at a time.

NOTE 2: The output voltage and current limits are valid for any appropriate combination of high and low inputs specified by the function table for the desired output.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	R <sub>L</sub> = 37 Ω,	$7 Ω$ , $C_L = 15 pF$ ,	See Figure 1		11	20	ns
tPHL	Propagation delay time, high-to-low level output			See Figure 1		8	20	115
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	R <sub>L</sub> = 37 Ω,	C <sub>L</sub> = 1000 pF,	Soo Eiguro 1		22	50	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low level output			See Figure 1		20	50	115

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_0 \approx 50~\Omega$ ,  $t_W = 200~ns$ , duty cycle  $\leq 50\%$ , PRR  $\leq 500~kHz$ .

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms



## **TYPICAL CHARACTERISTICS**

#### **OUTPUT CURRENT vs OUTPUT VOLTAGE**




Figure 2

## **APPLICATION INFORMATION**




Figure 3. Single-Ended Party-Line Circuits

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated