SLLS295A – APRIL 1998 – REVISED DECEMBER 1999

- Meets or Exceeds the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27
- Recommended for PROFIBUS Applications
- Operates at Data Rates up to 35 MBaud
- Operating Temperature Range ...-25°C to 85°C
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply-Current Requirement ... 30 mA Max
- Wide Positive and Negative Input/Output Bus-Voltage Ranges
- Thermal-Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Hysteresis
- Glitch-Free Power-Up and Power-Down Protection
- Receiver Open-Circuit Fail-Safe Design
- Package Options Include Plastic Small-Outline (D) Package and (P) DIPs

description

The SN65ALS1176 differential bus transceiver is designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and meets TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27.

The SN65ALS1176 combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The SN65ALS1176 is characterized for operation from -25°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated



[†] The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN65ALS1176DR).

SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

Function Tables

INPUT	ENABLE	OUTI	PUTS
D	DE	Α	В
Н	Н	Н	L
L	н	L	Н
X	L	z	Ζ


RECEIVER

DIFFERENTIAL INPUTS A-B	EN <u>AB</u> LE RE	OUTPUT R
$V_{ID} \ge 0.2 V$	L	Н
$-0.2 V < V_{ID} < 0.2 V$	L	?
$V_{ID} \leq -0.2 V$	L	L
Х	Н	Z
Inputs open	L	н

H = high level, L = low level, X = irrelevant,


? = Indeterminate, Z = high impedance (off)

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)





SLLS295A – APRIL 1998 – REVISED DECEMBER 1999

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	7 V
Voltage range at any bus terminal	–7 V to 12 V
Enable input voltage, V _I	
Package thermal impedance, θ_{JA} (see Note 2): D package	
P package	85°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
nout voltage at any bus terminal (separately or common mode). Vi or Vice				12	V
Input voltage at any bus terminal (separately of common mode), v[of v[C				-7	v
High-level input voltage, V _{IH}	D, DE, and RE	2			V
Low-level input voltage, VIL	D, DE, and RE			0.8	V
Differential input voltage, VID (see Note 3)				±12	V
	Driver			-60	mA
Low-level input voltage, V _{IL} Differential input voltage, V _{ID} (see Note 3) High-level output current, I _{OH} Low-level output current, I _{OL}	Receiver			-400	μΑ
	Driver			60	
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, T _A		-25		85	°C

NOTE 3: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS295A – APRIL 1998 – REVISED DECEMBER 1999

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS [†]	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	lj = - 18 mA				-1.5	V
VO	Output voltage	IO = 0		0		6	V
IVOD1	Differential output voltage	IO = 0		1.5		6	V
Wanal	Differential output voltage	ferential output voltage $R_L = 100 \Omega$, See Figure 1	$R_L = 100 \Omega$, See Figure 1 1/2		or 2§		V
IVOD2I	Differential output voltage	R _L = 54 Ω,	See Figure 1	2.1	2.5	5	V
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
$\Delta V_{OD} $	Change in magnitude of differential output voltage					±0.2	V
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			3 -1	V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage¶					±0.2	V
	Output current	Outputs disabled,	V _O = 12 V			1	mA
10	Ouput current	See Note 4	$V_{O} = -7 V$			-0.8	ША
Iн	High-level input current	VI = 2.4 V				20	μA
۱ _{IL}	Low-level input current	V _I = 0.4 V				-400	μA
		$V_{O} = -4 V$				-250	
	Short-circuit output current#	$V_{O} = 0$				-150	mA
los		VO = VCC				250	IIIA
		V _O = 8 V				250	
	Supply current	No load	Outputs enabled		23	30	mA
ICC	Supply current	INU IUdu	Outputs disabled		19	26	ША

[†] The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

[‡] All typical values are at V_{CC} = 5 V and T_A = 25°C.

§ The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

 $\int \Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from one logic state to the other.

[#]Duration of the short circuit should not exceed one second for this test.

NOTE 4: This applies for both power on and power off; refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.



SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
td(OD)	Differential output delay time					15	ns
t _{sk(p)}	Pulse skew‡	$R_L = 54 \Omega$, See Figure 3	C _L = 50 pF,		0	2	ns
tt(OD)	Differential output transition time	occ riguie o			8		ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$, See Figure 4	C _L = 50 pF,			80	ns
tpzl	Output enable time to low level	$R_L = 110 \Omega$, See Figure 5	C _L = 50 pF,			30	ns
^t PHZ	Output disable time from high level	R _L = 110 Ω, See Figure 4	C _L = 50 pF,			50	ns
^t PLZ	Output disable time from low level	R _L = 110 Ω, See Figure 5	C _L = 50 pF,			30	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

STMBOL EQUIVALENTS								
DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A						
VO	V _{oa} , V _{ob}	V _{oa} , V _{ob}						
IVOD1	Vo	Vo						
IV _{OD2}	V _t (R _L = 100 Ω)	V _t (R _L = 54 Ω)						
	None	V _t (test termination measurement 2)						
$\Delta V_{OD} $	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $						
Voc	V _{OS}	V _{OS}						
∆ V _{OC}	V _{os} – V _{os}	V _{os} – V _{os}						
IOS	I _{sa} , I _{sb}	None						
lo	I _{xa} , I _{xb}	l _{ia} , l _{ib}						

SYMBOL EQUIVALENTS



SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	UNIT
VIT+	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
V _{IT} -	Negative-going input threshold voltage	V _O = 0.5 V,	I _O = 8 mA	-0.2‡			V
V _{hys}	Hysteresis voltage (V _{IT +} – V _{IT –})				60		mV
VIK	Enable-input clamp voltage	lı = –18 mA				-1.5	V
VOH	High-level output voltage	V _{ID} = 200 mV, See Figure 6	I _{OH} = -400 μA,	2.7			V
V _{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 6	I _{OL} = 8 mA,			0.45	V
IOZ	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	V			±20	μΑ
<u>۱</u>		Other input = 0 V,	V _I = 12 V			1	mA
VI	Line input current	See Note 5	$V_{I} = -7 V$			-0.8	ШA
lιΗ	High-level-enable input current	V _{IH} = 2.7 V				20	μΑ
Ι _Ι	Low-level-enable input current	V _{IL} = 0.4 V				-100	μΑ
rj	Input resistance			12	20		kΩ
los	Short-circuit output current	V _{ID} = 200 mV,	V _O = 0	-15		-85	mA
100	Supply surrent	Nolood	Outputs enabled		23	30	m۸
ICC	Supply current	No load	Outputs disabled		19	26	mA

[†] All typical values are at $V_{CC} = 5$ V, $T_A = 25^{\circ}$ C.

[‡] The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 5: This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
tpd	Propagation time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	C _L = 15 pF,			25	ns
t _{sk(p)}	Pulse skew§	See Figure 7			0	2	ns
^t PZH	Output enable time to high level				11	18	ns
t _{PZL}	Output enable time to low level		See Figure 8		11	18	ns
^t PHZ	Output disable time from high level	C _L = 15 pF,	See Figure o			50	ns
^t PLZ	Output disable time from low level]				30	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.



SLLS295A – APRIL 1998 – REVISED DECEMBER 1999

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD2} and V_{OC} Test Circuit





Figure 2. Driver V_{OD3} Test Circuit




- NOTES: A. CL includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 8 ns, t_f \leq 8
 - C. $t_d(OD) = t_d(ODH)$ or $t_d(ODL)$

Figure 3. Driver Differential-Output Delay and Transition Times





SLLS295A - APRIL 1998 - REVISED DECEMBER 1999



NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 8 ns, t_f \leq 8





- NOTES: A. CL includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

Figure 5. Driver Enable and Disable Times



SLLS295A – APRIL 1998 – REVISED DECEMBER 1999

PARAMETER MEASUREMENT INFORMATION





Figure 6. Receiver $V_{\mbox{OH}}$ and $V_{\mbox{OL}}$ Test Circuit




- NOTES: A. C_L includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - C. tpd = tPLH or tPHL

Figure 7. Receiver Propagation-Delay Times



SLLS295A – APRIL 1998 – REVISED DECEMBER 1999




NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

Figure 8. Receiver Output Enable and Disable Times



SLLS295A – APRIL 1998 – REVISED DECEMBER 1999



NOTE A: The line should terminate at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 9. Typical Application Circuit



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated