
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Operating Range 2-V to 5.5-V V_{CC}
- **Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems**
- **Incorporate Two Enable Inputs to Simplify** Cascading and/or Data Reception
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs


description

The 'AHC139 devices are dual 2-line to 4-line decoders/demultiplexers designed for 2-V to 5.5-V V_{CC} operation. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In

SN54AHC139 . . . J OR W PACKAGE SN74AHC139 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHC139 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The active-low enable $(\overline{\mathsf{G}})$ input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

The SN54AHC139 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC139 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



FUNCTION TABLE (each decoder/demultiplexer)

INPUTS			INPUTS					
G	SEL	ECT	0017013					
G	В	Α	Y0	Y1	Y2	Y3		
Н	Х	Х	Н	Н	Н	Н		
L	L	L	L	Н	Н	Н		
L	L	Н	Н	L	Н	Н		
L	Н	L	Н	Н	L	Н		
L	Н	Н	Н	Н	Н	L		


logic symbols (alternatives)†



 $[\]dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.



logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	-	±25 mA
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ _{JA} (see Note 2):	: D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	N package	67°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 3)

			SN54A	HC139	SN74A	HC139	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ı	Input voltage		0 <	5.5	0	5.5	V	
٧o	Output voltage		0	Vcc	0	VCC	V	
		V _{CC} = 2 V	70	-50		-50	μΑ	
IОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	PAC	-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA	
		V _{CC} = 2 V		50		50	μΑ	
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	^	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
ΔυΔν	input transition rise of fall fate	$V_{CC} = 5 V \pm 0.5 V$		20		20	HS/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COMPLTIONS	Voc	T _A = 25°C			SN54AHC139		SN74AHC139		LIAUT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
Voн		4.5 V	4.4	4.5		4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48	N.	2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8	N.	3.8		
		2 V			0.1	<	0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1	5	0.1		0.1	
V _{OL}		4.5 V			0.1	20	0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36	PAC	0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36	~	0.5		0.44	
lį	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
C _i	V _I = V _{CC} or GND	5 V		2	10				10	pF

 $^{^{\}star}$ On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TO LOAD		գ = 25°C	;	SN54AI	HC139	SN74AI	HC139	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A or B	Y	C _I = 15 pF		7.2*	11*	1*	13*	1	13	ns
tPHL	AOIB	ı	CL = 13 pr		7.2*	11*	1*	13*	1	13	115
tPLH	IG	Υ	C _L = 15 pF		6.4*	9.2*	1*	11*	1	11	ns
tPHL	G	,	GL = 13 pr		6.4*	9.2*	1*	11*	1	11	115
tPLH	A or B	Υ	C: - 50 pF		9.7	14.5	10	16.5	1	16.5	ns
t _{PHL}	AUB	T	C _L = 50 pF		9.7	14.5	70	16.5	1	16.5	115
tPLH	IG	·	C _L = 50 pF		8.9	12.7	1 الا	14.5	1	14.5	ns
tPHL	G	· '	CL = 50 pr		8.9	12.7	1	14.5	1	14.5	115

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


DADAMETED	FROM TO LOAD		T,	Δ = 25°C	;	SN54AI	HC139	SN74A	HC139					
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
t _{PLH}	A or B	Υ	C _L = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns			
^t PHL	AOIB	'	CL = 13 pr		5*	7.2*	1*	8.5*	1	8.5	115			
t _{PLH}	IG	Υ	C _I = 15 pF		4.4*	6.3*	1*	7.5*	1	7.5	ns			
t _{PHL}	G	'	'	C[= 15 pr	о_ = 15 рі	OL = 10 pi		4.4*	6.3*	1* ,	7.5*	1	7.5	115
t _{PLH}	A or B	Y	C _L = 50 pF		6.5	9.2	10	10.5	1	10.5	ns			
t _{PHL}	AOIB	ı	GL = 30 pr		6.5	9.2	70	10.5	1	10.5	115			
t _{PLH}	IG	Y	C: - 50 pE	·	5.9	8.3	& 1	9.5	1	9.5	ns			
t _{PHL}	9	r	C _L = 50 pF		5.9	8.3	1	9.5	1	9.5	115			

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	13	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 3 \ ns$, $t_f \leq 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated