
- Inputs Are TTL-Voltage Compatible
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description


The 'HCT139 are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The 'HCT139 comprise two individual 2-line to 4-line decoders in a single package. The active-low enable  $(\overline{G})$  input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

#### SN54HCT139 . . . J OR W PACKAGE SN74HCT139 . . . D, DB, N, OR PW PACKAGE (TOP VIEW)



# SN54HCT139 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54HCT139 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT139 is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**


	INPUTS		OUTPUTS						
_	SEL	ECT		0011013					
G	В	Α	Y0	Y1	Y2	Y3			
Н	Х	Χ	Н	Н	Н	Н			
L	L	L	L	Н	Н	Н			
L	L	Н	Н	L	Н	Н			
L	Н	L	Н	Н	L	Н			
L	Н	Н	Н	Н	Н	L			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# logic symbols (alternatives)†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, PW, and W packages.

# absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: D package	113°C/W
	DB package	131°C/W
	N package	78°C/W
	PW package	149°C/W
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

					SN54HCT139			SN74HCT139		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2	, i	15	2			V	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	0	PE.	0.8	0		0.8	V	
VI	Input voltage		0	7	VCC	0		VCC	V	
Vo	Output voltage		0	5	VCC	0		VCC	V	
t <sub>t</sub>	Input transition (rise and fall) time		0	7	500	0		500	ns	
TA	Operating free-air temperature		-55		125	-40		85	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	T <sub>A</sub> = 25°C			SN54HCT139		SN74HCT139		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	\/ı - \/ or \/	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		· v
Voн	VI = VIH or VIL	I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3		3.7	3	3.84		
Voi	\/ı - \/ or \/	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	VI = VIH or VIL	I <sub>OL</sub> = 4 mA			0.17	0.26		0.4		0.33	
lį	VI = VCC or 0		5.5 V		±0.1	±100	<i>I</i> -	±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	27/	160		80	μΑ
ΔI <sub>CC</sub> ‡	One input at 0.5 V one of the of the order inputs at 0 or		5.5 V		1.4	2.4	704 <sub>0</sub>	3		2.9	mA
C <sub>i</sub>			4.5 V to 5.5 V		3	10		10		10	pF

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T/	λ = 25°C	;	SN54H	CT139	SN74H	CT139	UNIT		
	(INPUT)	(OUTPUT)	(OUTPUT)	(OUTPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX
<sup>t</sup> pd	A or B		4.5 V 14 34		51		43						
	AUB	'	5.5 V		12	30		50		40			
	G	V	4.5 V		11	34	1	51		43	115		
	G	ī	5.5 V		10	30	51 43 ns						
		V	4.5 V		8	15	90	22		19	20		
tt		ſ	5.5 V		6	14	Q	21		17	ns		

### operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per decoder	No load	25	pF

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.
  - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
  - C. The outputs are measured one at a time with one input transition per measurement.
  - D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated