- **EPIC**[™] (Enhanced-Performance Implanted **CMOS) Process**
- Typical VOLP (Output Ground Bounce) < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC}, $T_A = 25^{\circ}C$
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description

The 'LV138A devices are 3-line to 8-line decoders/demultiplexers designed for 2-V to 5.5-V V_{CC} operation.


These devices are designed for hiahperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the

SN54LV138A J OR W PACKAGE										
SN74LV138A D, DB, DGV, NS, OR PW PACKAGE										
(TOP VIEW)										

SCLS395B - APRIL 1998 - REVISED JULY 1998

A	1	\cup	16	
в[2		15] V _{CC}] Y0
C [3		14	[] Y1
G2A	4] Y2
G2B	5		12	
G1 [6		11] Y4
Y7 [7		10] Y5
GND [8		9] Y6

SN54LV138A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, $\overline{G2A}$, $\overline{G2B}$) select one of eight output lines. The two active-low ($\overline{G2A}$, $\overline{G2B}$) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54LV138A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV138A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters




Copyright © 1998, Texas Instruments Incorporated

SCLS395B - APRIL 1998 - REVISED JULY 1998

	FUNCTION TABLE												
ENA	BLE INF	PUTS	SELECT INPUTS				OUTPUTS						
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
Х	Х	Н	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	Н
н	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	н
н	L	L	L	Н	Н	н	Н	Н	L	Н	Н	Н	Н
н	L	L	н	L	L	н	Н	Н	Н	L	Н	Н	Н
н	L	L	н	L	Н	н	Н	Н	Н	Н	L	Н	Н
н	L	L	н	Н	L	н	Н	Н	Н	Н	Н	L	Н
н	L	L	н	Н	Н	н	Н	Н	Н	Н	Н	Н	L


logic symbols (alternatives)[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCLS395B - APRIL 1998 - REVISED JULY 1998



logic diagram (positive logic)

Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2))	–0.5 V to V _{CC} + 0.5 V
Input clamp current, IIK (VI < 0)		
Output clamp current, I_{OK} (V _O < 0 or V _O > V _O	сс)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$)	±25 mA
Continuous current through V _{CC} or GND	•••••••••••	±50 mA
Package thermal impedance, θ_{JA} (see Note 3	b): D package	113°C/W
	DB package	131°C/W
	DGV package	180°C/W
	NS package	111°C/W
	PW package	149°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SCLS395B - APRIL 1998 - REVISED JULY 1998

recommended operating conditions (see Note 4)

			SN54L	V138A	SN74L	V138A	UNI		
			MIN	MAX	MIN	MAX			
Vcc	Supply voltage		2	5.5	2	5.5	V		
		V _{CC} = 2 V	1.5		1.5				
\ <i>\</i>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7	,	$V_{CC} \times 0.7$	7	v		
VIH	nigh-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V _{CC} × 0.7		$V_{CC} \times 0.7$	7	v		
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} × 0.7		$V_{CC} \times 0.7$	7			
		$V_{CC} = 2 V$		0.5		0.5			
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	\	CC × 0.3	V _{CC} × 0.3		v		
۷IL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		v		
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} × 0.3		V _{CC} × 0.3				
VI	Input voltage		0	5.5	0	5.5	V		
Vo	Output voltage		0	Vcc	0	V _{CC}	V		
		$V_{CC} = 2 V$	~	-50		-50	μA		
10.1	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	ςν _C	-2		-2	mA		
ЮН	riigh-level ouput current	$V_{CC} = 3 V \text{ to } 3.6 V$	20	-6		-6			
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	50	-12		-12			
		$V_{CC} = 2 V$		50		50	μA		
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2			
IOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA		
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		12		12			
		V_{CC} = 2.3 V to 2.7 V	0	200	0	200			
$\Delta t / \Delta v$	Input transition rise or fall rate	V_{CC} = 3 V to 3.6 V	0	100	0	100	ns/\		
		V_{CC} = 4.5 V to 5.5 V	0	20	0	20			
Тд	Operating free-air temperature		-55	125	-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	-	-

PARAMETER	TEST CONDITIONS		SN54LV138A	SN74LV138A	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Mari	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
Voh	I _{OH} = -6 mA	3 V	2.48	2.48	v
	I _{OH} = -12 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	<u>ل</u> 0.1	0.1	
	I _{OL} = 2 mA	2.3 V	0.4	0.4	V
VOL	I _{OL} = 6 mA	3 V	0.44	0.44	v
	I _{OL} = 12 mA	4.5 V	0.55	0.55	
lj	$V_{I} = V_{CC}$ or GND	5.5 V	2 ±1	±1	μΑ
Icc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V	20	20	μΑ
l _{off}	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V	5	5	μΑ
Ci	$V_{I} = V_{CC} \text{ or } GND$	3.3 V	2.1	2.1	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS395B - APRIL 1998 - REVISED JULY 1998

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T _A = 25°C			SN54LV138A		SN74LV138A		UNIT
PARAMETER	(INPUT)	(INPUT) (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A, B, or C		C _L = 15 pF		11.7	17.6	1	21	1	21	
^t pd*	G1	Y			12.3	19.2	1	22	1	22	- 1
	G2A or G2B				11.4	18.2	10	21	1	21	
	A, B, or C				14.9	21.4	<u>্</u> বন্থ	25	1	25	
^t pd	G1	Y	C _L = 50 pF		15.7	22.6	Q 1	26	1	26	ns
	G2A or G2B				14.8	22	1	25	1	25	1

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	₄ = 25°C	;	SN54L	/138A	SN74L	V138A	UNIT			
PARAMETER	(INPUT)	(OUTPUT) C	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
	A, B, or C				8.1	11.4	1	13	1	13				
^t pd*	G1	Y	CL = 15 pF		8.4	12.8	1	15	1	15	ns			
	G2A or G2B]			7.8	11.4	10	13.5	1	13.5				
	A, B, or C							10.3	15.8	_ প্রি	18	1	18	
^t pd	G1	Y	C _L = 50 pF		10.6	16.3	Q1	18.5	1	18.5	ns			
	G2A or G2B				10	14.9	1	17	1	17				

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	₄ = 25°C	;	SN54L	/138A	SN74L	V138A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	A, B, or C		C _L = 15 pF		5.6	8.1	1	9.5	1	9.5	
^t pd*	G1	Y			5.7	8.1	1	9.5	1	9.5	ns
	G2A or G2B				5.4	8.1	10	9.5	1	9.5	
	A, B, or C				7	10.1	<u>্</u> বন্দ	11.5	1	11.5	
tpd	G1	Y	C _L = 50 pF		7.1	10.1	Q 1	11.5	1	11.5	ns
P.2	G2A or G2B				6.8	10.1	1	11.5	1	11.5	


* On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			TEST CONDITIONS			UNIT
ſ	C _{pd} Power dissipation capacitance	$C_1 = 50 \text{pF},$	f = 10 MHz	3.3 V	16.8	pF	
	Cpd Power dissipation capacitance		CL = 50 pr,		5 V	19.1	μ



SCLS395B - APRIL 1998 - REVISED JULY 1998



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

E. tPLZ and tPHZ are the same as tdis.

F. t_{PZL} and t_{PZH} are the same as t_{en}.

G. tPHL and tPLH are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated