

256Kx8 Nonvolatile SRAM

Features

- ➤ Data retention in the absence of power
- ➤ Automatic write-protection during power-up/power-down cycles
- ➤ Industry-standard 32-pin 256K x 8 pinout
- ➤ Conventional SRAM operation; unlimited write cycles
- ➤ 10-year minimum data retention in absence of power
- ➤ Battery internally isolated until power is applied

General Description

The CMOS bq4014 is a nonvolatile 2,097,152-bit static RAM organized as 262,144 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When V_{CC} falls out of tolerance, the SRAM is unconditionally write-protected to prevent inadvertent write operation. At this time the integral energy

source is switched on to sustain the memory until after V_{CC} returns valid.

The bq4014 uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4014 requires no external circuitry and is compatible with the industry-standard 2Mb SRAM pinout.


Pin Connections

NC 🛭	1	32], v
			Vcc
A 18 🖁	2	31	A 15
A 14 📙	3	30	P A ₁₇
A ₁₂ 🗆	4	29	□ WE
A 7 🗆	5	28	□ A ₁₃
A ₆ 🗆	6	27	□ A ₈
A ₅ □	7	26	□ A ₉
A ₄ □	8	25	□ A ₁₁
A3 d	9	24	DE OE
A ₂	10	23	□ A ₁₀
A ₁ □	11	22	CE
•			1
_ A o 🖯	12	21	DQ7
DQ ₀ 🗆	13	20	DQ ₆
DQ 1 🗆	14	19	DQ ₅
DQ 2	15	18	DQ ₄
v _{ss} 🗆	16	17	DQ3
L	32-Pin DIF	Module	J

Pin Names

$A_0 - A_{17}$	Address inputs
DQ ₀ –DQ ₇	Data input/output
CE	Chip enable input
$\overline{\text{OE}}$	Output enable input
$\overline{ m WE}$	Write enable input
NC	No connect
V_{CC}	+5 volt supply input
V_{SS}	Ground

Block Diagram



Selection Guide

Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	
bq4014 -85	85	-5%	bq4014Y -85	85	-10%	
bq4014 -120	120	-5%	bq4014Y -120	120	-10%	

Functional Description

When power is valid, the bq4014 operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4014 acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the V_{CC} supply for a power-fail-detect threshold V_{PFD} . The bq4014 monitors for $V_{PFD}=4.62V$ typical for use in systems with 5% supply tolerance. The bq4014Y monitors for $V_{PFD}=4.37V$ typical for use in systems with 10% supply tolerance.

When V_{CC} falls below the V_{PFD} threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time t_{WPT} , write-protection takes place.

As V_{CC} falls past V_{PFD} and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V_{CC} is applied.

When V_{CC} returns to a level above the internal backup cell voltage, the supply is switched back to V_{CC} . After V_{CC} ramps above the V_{PFD} threshold, write-protection continues for a time t_{CER} (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4014 have an extremely long shelf life and provide data retention for more than 10 years in the absence of system power.

As shipped from Benchmarq, the integral lithium cells are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of V_{CC} , this isolation is broken, and the lithium backup provides data retention on subsequent power-downs.

Truth Table

Mode	CE	WE	OE	I/O Operation	Power
Not selected	Н	X	X	High Z	Standby
Output disable	L	Н	Н	High Z	Active
Read	L	Н	L	D _{OUT}	Active
Write	L	L	X	D _{IN}	Active

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
Vcc	DC voltage applied on Vcc relative to Vss	-0.3 to 7.0	V	
V_{T}	DC voltage applied on any pin excluding V_{CC} relative to V_{SS}	-0.3 to 7.0	V	$V_T \leq V_{CC} + 0.3$
Topr	Operating temperature	0 to +70	°C	
T _{STG}	Storage temperature	-40 to +70	°C	
T _{BIAS}	Temperature under bias	-10 to +70	°C	
T _{SOLDER}	Soldering temperature	+260	°C	For 10 seconds

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Recommended DC Operating Conditions (TA = 0 to 70°C)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
		4.5	5.0	5.5	V	bq4014Y
Vcc	Supply voltage	4.75	5.0	5.5	V	bq4014
V _{SS}	Supply voltage	0	0	0	V	
V _{IL}	Input low voltage	-0.3	-	0.8	V	
V _{IH}	Input high voltage	2.2	-	$V_{CC} + 0.3$	V	

Note: Typical values indicate operation at $T_A = 25$ °C.

DC Electrical Characteristics (TA = 0 to 70°C, VCCmin ≤ VCC ≤ VCCmax)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
I _{LI}	Input leakage current	-	-	± 2	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
I_{LO}	Output leakage current	-	-	± 2	μΑ	$\label{eq:center_energy} \begin{array}{ c c } \hline \overline{CE} = V_{IH} \ \ \text{or} \ \overline{OE} = V_{IH} \ \text{or} \\ \hline WE = V_{IL} \end{array}$
VoH	Output high voltage	2.4	-	-	V	I _{OH} = -1.0 mA
Vol	Output low voltage	-	-	0.4	V	$I_{OL} = 2.1 \text{ mA}$
I _{SB1}	Standby supply current	-	5	12	mA	$\overline{CE} = V_{IH}$
I _{SB2}	Standby supply current	-	2.5	5	mA	$\label{eq:control_control} \overline{CE} \geq V_{CC} - 0.2V, \\ 0V \leq V_{IN} \leq 0.2V, \\ \text{or } V_{IN} \geq V_{CC} - 0.2$
Icc	Operating supply current	-	75	110	mA	$\label{eq:min.cycle} \begin{split} & \underline{Min.~cycle,~duty} = 100\%, \\ & \overline{CE} = V_{IL},~I_{I/O} = 0mAV, \\ & A17 < V_{IL}~or~A17 > V_{IH} \end{split}$
		4.55	4.62	4.75	V	bq4014
V_{PFD}	Power-fail-detect voltage	4.30	4.37	4.50	V	bq4014Y
Vso	Supply switch-over voltage	-	3	-	V	

Note: Typical values indicate operation at T_A = 25°C, V_{CC} = 5V.


Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
C _{I/O}	Input/output capacitance	-	-	40	pF	Output voltage = 0V
C_{IN}	Input capacitance	-	-	40	pF	Input voltage = 0V

Note: These parameters are sampled and not 100% tested.

AC Test Conditions

Parameter	Test Conditions		
Input pulse levels	0V to 3.0V		
Input rise and fall times	5 ns		
Input and output timing reference levels	1.5 V (unless otherwise specified)		
Output load (including scope and jig)	See Figures 1 and 2		






Figure 1. Output Load A

Figure 2. Output Load B


$\label{eq:read-cycle} \textbf{Read Cycle} \quad (\text{TA = 0 to 70°C, VCCmin} \ \leq \text{VCC} \leq \text{VCCmax})$

		-8	35	-120			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions
t_{RC}	Read cycle time	85	-	120	-	ns	
t _{AA}	Address access time	-	85	-	120	ns	Output load A
tACE	Chip enable access time	-	85	-	120	ns	Output load A
toE	Output enable to output valid	-	45	-	60	ns	Output load A
t _{CLZ}	Chip enable to output in low Z	5	-	5	-	ns	Output load B
toLZ	Output enable to output in low Z	0	-	0	-	ns	Output load B
t _{CHZ}	Chip disable to output in high Z	0	35	0	45	ns	Output load B
toHZ	Output disable to output in high Z	0	25	0	35	ns	Output load B
toH	Output hold from address change	10	-	10	-	ns	Output load A


RC-1

RC-2


Read Cycle No. 1 (Address Access) 1,2



Read Cycle No. 2 (CE Access) 1,3,4



Read Cycle No. 3 (OE Access) 1,5



Notes:

- 1. $\overline{\mbox{WE}}$ is held high for a read cycle.
- 2. Device is continuously selected: $\overline{CE} = \overline{OE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- $4. \quad \overline{OE} = V_{IL}.$
- 5. Device is continuously selected: $\overline{CE} = V_{IL}$.


Write Cycle (TA = 0 to 70°C, $V_{CCmin} \le V_{CC} \le V_{CCmax}$)

		-8	-120				
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Conditions/Notes
twc	Write cycle time	85	-	120	-	ns	
tcw	Chip enable to end of write	75	-	100	-	ns	(1)
taw	Address valid to end of write	75	-	100	-	ns	(1)
tas	Address setup time	0	-	0	-	ns	Measured from address valid to beginning of write. (2)
t _{WP}	Write pulse width	65	-	85	-	ns	Measured from beginning of write to end of write. (1)
t _{WR1}	Write recovery time (write cycle 1)	5	-	5	-	ns	Measured from \overline{WE} going high to end of write cycle. (3)
t _{WR2}	Write recovery time (write cycle 2)	15	-	15	-	ns	Measured from \overline{CE} going high to end of write cycle. (3)
t _{DW}	Data valid to end of write	35	-	45	-	ns	Measured to first low-to-high transition of either CE or WE.
t _{DH1}	Data hold time (write cycle 1)	0	-	0	-	ns	Measured from \overline{WE} going high to end of write cycle. (4)
t _{DH2}	Data hold time (write cycle 2)	10	-	10	-	ns	Measured from \overline{CE} going high to end of write cycle. (4)
twz	Write enabled to output in high Z	0	30	0	40	ns	I/O pins are in output state. (5)
tow	Output active from end of write	0	-	0	-	ns	I/O pins are in output state. (5)


Notes:

- 1. A write ends at the earlier transition of \overline{CE} going high and \overline{WE} going high.
- 2. A write occurs during the overlap of a low \overline{CE} and a low \overline{WE} . A write begins at the later transition of \overline{CE} going low and \overline{WE} going low.
- 3. Either t_{WR1} or t_{WR2} must be met.
- 4. Either t_{DH1} or t_{DH2} must be met.
- 5. If \overline{CE} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high-impedance state.

Write Cycle No. 1 ($\overline{\text{WE}}$ -Controlled) 1,2,3



Write Cycle No. 2 ($\overline{\text{CE}}$ -Controlled) 1,2,3,4,5



Notes:

- 1. \overline{CE} or \overline{WE} must be high during address transition.
- 2. Because I/O may be active $(\overline{OE}\ low)$ during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If $\overline{\text{OE}}$ is high, the I/O pins remain in a state of high impedance.
- $4. \quad Either \ t_{WR1} \ or \ t_{WR2} \ must \ be \ met.$
- 5. Either t_{DH1} or t_{DH2} must be met.

Power-Down/Power-Up Cycle (TA = 0 to 70°C)


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
t _{PF}	V _{CC} slew, 4.75 to 4.25 V	300	-	-	μs	
t_{FS}	V _{CC} slew, 4.25 to V _{SO}	10	-	-	μs	
t _{PU}	V _{CC} slew, V _{SO} to V _{PFD} (max.)	0	-	-	μs	
tcer	Chip enable recovery time	40	80	120	ms	Time during which SRAM is write-protected after V _{CC} passes V _{PFD} on power-up.
t_{DR}	Data-retention time in absence of V_{CC}	10	-	-	years	$T_A = 25^{\circ}C.$ (2)
t _{WPT}	Write-protect time	40	100	150	μs	Delay after V _{CC} slews down past V _{PFD} before SRAM is write-protected.

Notes:

- 1. Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5V$.
- 2. Batteries are disconnected from circuit until after V_{CC} is applied for the first time. t_{DR} is the accumulated time in absence of power beginning when power is first applied to the device.

 ${\bf Caution:} \quad {\bf Negative \ under shoots \ below \ the \ absolute \ maximum \ rating \ of \ -0.3V \ in \ battery-backup \ mode \\ may \ affect \ data \ integrity.}$

Power-Down/Power-Up Timing




PD-B

Data Sheet Revision History (Sept. 1992 Changes From Sept. 1990)

Clarification of I_{CC} test conditions, page 3.

MB: 32-Pin B-Type Module




32-Pin MB (B-Type Module)

Dimension	Minimum	Maximum
Α	0.365	0.375
A1	0.015	-
В	0.017	0.023
C	0.008	0.013
D	2.070	2.100
E	0.710	0.740
e	0.590	0.630
G	0.090	0.110
L	0.120	0.150
S	0.275	0.310

All dimensions are in inches.

Ordering Information



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated