PT7750 Series

15 AMP 24V INPUT "BIG-HAMMER III" PROGRAMMABLE ISR

The PT7750 series is a new +24V input, 15 Amp output, high-performance Integrated Switching Regulator (ISR) housed in a 27-pin SIP package. The 15A capability allows easy integration of the latest high-speed, low-voltage μ Ps and bus drivers into +24V distributed power systems.

The PT7750 series has been designed to work in parallel with one or increased I_{out} in increments of 15A. The output voltage of the PT7750

more of the PT7747 current boosters for

series can be easily programmed over a wide range with a 5-bit input. A differential remote sense is provided which automatically compensates for any voltage drop from the ISR to the load.

2000µF of output capacitance is required for proper operation.

Pin-Out Information


Pin	Function	Pin	Function
1	VID0	14	GND
2	VID1	15	GND
3	VID2	16	GND
4	VID3	17	GND
5	STBY* - Stand-by	18	GND
6	VID4	19	GND
7	Vin	20	Vout
8	Vin	21	Vout
9	Vin	22	Vout
10	Vin	23	Vout
11	Vin	24	Vout
12	Remote Sense Gnd	25	Vout
13	GND	26	Remote Sense Vout
For STBY* pin: open = output enabled ground = output disabled.		27	Sync Out

Features

- +24V bus input
- High Efficiency
- Differential Remote Sense
- 27-pin SIP Package
- Parallelable with
- PT7747 15A current boosters

Standard Application	Indard Application
----------------------	--------------------

1



(See input filter note) C_{out} = Required 2000µF electrolytic L1 = Optional 1µH input choke

Specifications

Characteristics			PT7750 SERIES			
$(T_a = 25^{\circ}C \text{ unless noted})$	Symbols	Conditions	Min	Тур	Max	Units
Output Current	Io	$T_a = +60^{\circ}C$, 200 LFM $T_a = +25^{\circ}C$, natural convection	$0.1^{*} \\ 0.1^{*}$	-	15** 15**	A A
Input Voltage Range	Vin	$0.1A \le I_o \le I_o max$	20.0	-	28.0	V
Undervoltage Lockout Threshold	V_{uvl}	$0.1A \le I_o \le I_{o max}$	_	18.7	_	V
Output Voltage Tolerance	ΔV_{o}		_	=	±80 ±160	mV mV
Line Regulation	Reg _{line}	$20V \le V_{in} \le 28V$, $I_o = I_o \max (w/remote sense)$	_	±15		mV
Load Regulation	Regload	V_{in} = +24V, $0.1 \le I_o \le I_o \max$ (w/remote sense)	_	±10	_	mV
V _o Ripple/Noise	V _n	$V_{in} = +24V$, $I_o = I_o max$	_	75	_	mV
Transient Response with C _{out} = 2000μF	${f t_{tr}} {f V_{os}}$	$I_{\rm o}$ step between 7.5A and 15A $V_{\rm o}$ over/undershoot	_	100 200	_	μSec mV
Efficiency	η	$V_{in} = +24V, I_o = 10A \qquad \qquad V_o = 5.0V \\ V_o = 3.3V \\ V_o = 2.5V \qquad \qquad$		88 84 80		% % %
Switching Frequency	$f_{ m o}$	$\begin{array}{l} 20V \leq V_{in} \leq 28V \\ 0.1A \leq I_o \leq 15A \end{array}$	300	350	400	kHz
Absolute Maximum Operating Temperature Range	Ta		0	-	+85	°C
Recommended Operating Temperature Range	T _a	Forced Air Flow = 200 LFM At V_{in} = +24V, I_o = 12A	0	-	+65***	°C
Storage Temperature	Ts	_	-40	-	+125	°C
Weight	_	Vertical/Horizontal	_	53/66	_	grams

* ISR-will operate down to no load with reduced specifications. Please note that this product is not short-circuit protected.

** The PT7750 series can be easily paralleled with one or more of the PT7747 Current Boosters to provide increased output current in increments of 15A.

*** See safe operating area chart.

Output Capacitors: The PT7750 series requires a minimum output capacitance of 2000μ for proper operation. Do not use Oscon type capacitors. The maximum allowable output capacitance is $(42,000 \div Vout)\mu$ for the PT7751, $(96,000 \div Vout)\mu$ for the PT7756, or $15,000\mu$, whichever is less.

Input Filter: An input inductor is optional for most applications. The input inductor must be sized to bandle 9ADC with a typical value of 1µH. The input capacitance must be rated for a minimum of 8.0 Arms of ripple current when operated at maximum output current and maximum output voltage. Contact an applications engineer for input capacitor selection for applications at other output voltages and output currents.

Application Notes Mechanical Outline Product Selector Guide

T7750 P Series

Programming Information PT7751

PT7756 VID4-1 VID4-0

				VID4=1	VID4=0	VID4=1	VID4=0
VID3	VID2	VID1	VIDO	Vout	Vout	Vout	Vout
1	1	1	1	2.5V	4.1V	6.6V	9.8V
1	1	1	0	2.6V	4.2V	6.8V	10.0V
1	1	0	1	2.7V	4.3V	7.0V	10.2V
1	1	0	0	2.8V	4.4V	7.2V	10.4V
1	0	1	1	2.9V	4.5V	7.4V	10.6V
1	0	1	0	3.0V	4.6V	7.6V	10.8V
1	0	0	1	3.1V	4.7V	7.8V	11.0V
1	0	0	0	3.2V	4.8V	8.0V	11.2V
0	1	1	1	3.3V	4.9V	8.2V	11.4V
0	1	1	0	3.4V	5.0V	8.4V	11.6V
0	1	0	1	3.5V	5.1V	8.6V	11.8V
0	1	0	0	3.6V	5.2V	8.8V	12.0V
0	0	1	1	3.7V	5.3V	9.0V	12.2V
0	0	1	0	3.8V	5.4V	9.2V	12.4V
0	0	0	1	3.9V	5.5V	9.4V	12.6V
0	0	0	0	4.0V	5.6V	9.6V	12.8V

Logic 0 = Pin 12 potential (remote sense gnd)

Logic 1 = Open circuit (no pull-up resistors) VID3 and VID4 may not be changed while the unit is operating.

Ordering Information

PT7751 = 2.5 to 5.6 Volts **PT7756** = 6.6 to 12.8 Volts (For dimensions and PC board layout, see Package Styles 1000 and 1010.)

PT Series Suffix (PT1234X)


Case/Pin

Configuration	
Vertical Through-Hole	N
Horizontal Through-Hole	Α
Horizontal Surface Mount	C


ATA SHEETS

24V Bus Products


CHARACTERISTIC DATA




Ouput Ripple vs Output Current (@Vin=+24V)








PT7751 Safe Operating Area (@Vin=+24V, Over Vo Range)



PT7756 Safe Operating Area (@Vin=+24V, Over Vo Range)



Note: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.

Application Notes

PT7750 Series

More Application Notes

Pin-Coded Output Voltage Adjustment on the "Big Hammer III" Series ISRs

Power Trends PT7750 series ISRs incorporating pin-coded voltage control, use pins 1, 2, 3, 4, & 6 to adjust the ouput voltage. The control pins are identified VID0 - VID4 respectively. When the control pins are left open-circuit, the ISR output will regulate at its factory trimmed output voltage. Each control pin is internally connected to a precision resistor, and when grounded increases the output voltage by a set amount. The internal resistors are binary code weighted, allowing the output voltage of the ISR to be programmed as a function of a binary code. VID0 represents the LSB, and VID4 the MSB (or range change bit). The output voltage ranges offered by these regulators are compatible with some microprocessors, and provide a convenient method of output voltage selection for many other applications. Refer to Figure 1 below for the connection schematic, and the PT7750 Data Sheet for the programming code information.

Notes:

- 1. The programming convention is as follows:-
 - Logic 0: Connect to pin12 (Remote Sense Ground). Logic 1: Open circuit/open drain (See notes 2, & 4)
- 2. Do not connect pull-up resistors to the voltage programming pins.
- 3. To minimize output voltage error, always use pin 12 (Remote Sense Ground) as the logic "0" reference. While the regular ground (pins 13-19) can also be used for programming, doing so will degrade the load reglation of the product.

4. If active devices are used to ground the voltage control pins, low-level open drain MOSFET devices should be used over bipolar transistors. The inherent V_{ce}(sat) in bipolar devices introduces errors in the device's internal divider network. Discrete transistors such as the BSS138, 2N7002, IRLML2402, or the 74C906 hex open-drain buffer are examples of appropriate devices.

Active Voltage Programming:

Special precautions should be taken when making changes to the voltage control progam code while the unit is powered. It is highly recommended that the ISR be either powered down or in standby. Changes made to the program code while Vout is enabled induces high current transients through the device. This is the result of the electrolytic output capacitors being either charged or discharged to the new output voltage set-point. The transient current can be minimized by making only incremental changes to the binary code, i.e. one LSB at a time. A minimum of 100µs settling time between each program state is also recommended. Making non-incremental changes to VID3 and VID4 with the output enabled is discouraged. If they are changed, the transients induced can overstress the device resulting in a permanent drop in efficiency. If the use of active devices prevents the program code being asserted prior to power-up, pull pin 5 (STBY) to the device GND during the period that the input voltage is applied to V_{in} . Releasing pin 5 will then allow the device output to execute a soft-start power-up to the programmed voltage.




Figure 1