SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

features


- Dual-Channel High-Side MOSFET Drivers
- IN1: 3 V to 13 V; IN2: 3 V to 5.5 V
- Inrush Current Limiting With dv/dt Control
- Circuit-Breaker Control With Programmable Current Limit and Transient Timer
- Power-Good Reporting With Transient Filter
- CMOS- and TTL-Compatible Enable Input
- Low, 5-μA Standby Supply Current . . . Max
- Available in 20-Pin TSSOP Package
- −40°C to 85°C Ambient Temperature Range
- Electrostatic Discharge Protection

applications

- Hot-Swap/Plug/Dock Power Management
- Hot-Plug PCI, Device Bay
- Electronic Circuit Breaker


description

The TPS2310 and TPS2311 are dual-channel hot-swap controllers that use external N-channel MOSFETs as high-side switches in power applications. Features of these devices, such as overcurrent protection (OCP), inrush current control, output-power status reporting, and separation of load transients from actual load increases, are critical requirements for hot-swap applications.



NOTE: Terminal 18 is active high on TPS2311.

typical application



The TPS2310/11 devices incorporate undervoltage lockout (UVLO) and power-good (PG) reporting to ensure the device is off at start-up and confirm the status of the output voltage rails during operation. Each internal charge pump, capable of driving multiple MOSFETs, provides enough gate-drive voltage to fully enhance the N-channel MOSFETs. The charge pumps control both the rise times and fall times (dv/dt) of the MOSFETs, reducing power transients during power up/down. The circuit-breaker functionality combines the ability to sense overcurrent conditions with a timer function; this allows designs such as DSPs, that may have high peak currents during power-state transitions, to disregard transients for a programmable period.

AVAILABLE OPTIONS

т.	HOT-SWAP CONTROLLER DESCRIPTION	PIN	TSSOP PACKAGES (PW, PWR)			
TA	HOI-SWAP CONTROLLER DESCRIPTION	COUNT	ENABLE	ENABLE		
	Dual-channel with independent OCP and adjustable PG	20	TPS2300IPW	TPS2301IPW		
40°C to 95°C	Dual-channel with interdependent OCP and adjustable PG	20	TPS2310IPW	TPS2311IPW		
-40°C to 85°C	Dual-channel with independent OCP	16	TPS2320IPW	TPS2321IPW		
	Single-channel with OCP and adjustable PG	14	TPS2330IPW	TPS2331IPW		

† The packages are available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TPS2311IPWR).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

functional block diagram



Terminal Functions

TERMINAL		.,,	7-00-1-10-1
NAME	NO.	1/0	DESCRIPTION
AGND	8	ı	Analog ground, connects to DGND as close as possible
DGND	3	I	Digital ground
DISCH1	20	0	Discharge transistor 1
DISCH2	19	0	Discharge transistor 2
ENABLE/ ENABLE	18	I	Active low (TPS2310) or active high enable (TPS2311)
FAULT	16	0	Overcurrent fault, open-drain output
GATE1	1	0	Connects to gate of channel 1 high-side MOSFET
GATE2	2	0	Connects to gate of channel 2 high-side MOSFET
IN1	11	ı	Input voltage for channel 1
IN2	12	I	Input voltage for channel 2
ISENSE1	10	I	Current-sense input channel 1
ISENSE2	9	I	Current-sense input channel 2
ISET1	15	ı	Adjusts circuit-breaker threshold with resistor connected to IN1
ISET2	14	I	Adjusts circuit-breaker threshold with resistor connected to IN2
PWRGD1	17	0	Open-drain output, asserted low when VSENSE1 voltage is less than reference.
PWRGD2	13	0	Open-drain output, asserted low when VSENSE2 voltage is less than reference.
TIMER	4	0	Adjusts circuit-breaker deglitch time
VREG	5	0	Connects to bypass capacitor, for stable operation
VSENSE1	7	Ι	Power-good sense input channel 1
VSENSE2	6	Ι	Power-good sense input channel 2



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

detailed description

DISCH1, **DISCH2** – DISCH1 and DISCH2 should be connected to the sources of the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. These pins discharge the loads when the MOSFET transistors are disabled. They also serve as reference-voltage connections for internal gate voltage-clamp circuitry.

ENABLE or **ENABLE** for TPS2310 is active low. ENABLE for TPS2311 is active high. When the controller is enabled, both GATE1 and GATE2 voltages will power up to turn on the external MOSFETs. When the $\overline{\text{ENABLE}}$ pin is pulled high for TPS2310 or the ENABLE pin is pulled low for TPS2311 for more than 50 μs, the gate of the MOSFET is discharged at a controlled rate by a current source, and a transistor is enabled to discharge the output bulk capacitance. In addition, the device turns on the internal regulator PREREG (see VREG) when enabled and shuts down PREREG when disabled so that total supply current is less than 5 μA.

FAULT – FAULT is an open-drain overcurrent flag output. When an overcurrent condition in either channel is sustained long enough to charge TIMER to 0.5 V, both channels channel latch off and pull this pin low.

GATE1, **GATE2** – GATE1 and GATE2 connect to the gates of external N-channel MOSFET transistors. When the device is enabled, internal charge-pump circuitry pulls these pins up by sourcing approximately 15 μ A to each. The turnon slew rates depend upon the capacitance present at the GATE1 and GATE2 terminals. If desired, the turnon slew rates can be further reduced by connecting capacitors between these pins and ground. These capacitors also reduce inrush current and protect the device from false overcurrent triggering during powerup. The charge-pump circuitry will generate gate-to-source voltages of 9 V–12 V across the external MOSFET transistors.

IN1, IN2 – IN1 and IN2 should be connected to the power sources driving the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. The TPS2310/TPS2311 draws its operating current from IN1, and both channels will remain disabled until the IN1 power supply has been established. The IN1 channel has been constructed to support 3-V, 5-V, or 12-V operation, while the IN2 channel has been constructed to support 3-V operation

ISENSE1, **ISENSE2**, **ISET1**, **ISET2** – ISENSE1 and ISENSE2, in combination with ISET1 and ISET2, implement overcurrent sensing for GATE1 and GATE2. ISET1 and ISET2 set the magnitude of the current that generates an overcurrent fault, through external resistors connected to ISET1 and ISET2. An internal current source draws $50\,\mu\text{A}$ from ISET1 and ISET2. With a sense resistor from IN1 to ISENSE1 or from IN2 to ISENSE2, which is also connected to the drains of external MOSFETs, the voltage on the sense resistor reflects the load current. An overcurrent condition is assumed to exist if ISENSE1 is pulled below ISET1 or if ISENSE2 is pulled below ISET2.

PWRGD1, **PWRGD2** – PWRGD1 and PWRGD2 signal the presence of undervoltage conditions on VSENSE1 and VSENSE2, respectively. These pins are open-drain outputs and are pulled low during an undervoltage condition. To minimize erronous PWRGDx responses from transients on the voltage rail, the voltage sense circuit incorporates a 20-μs deglitch filter. When VSENSEx is lower than the reference voltage (about 1.23 V), PWRGDx will be active low to indicate an undervoltage condition on the power-rail voltage.

TIMER – A capacitor on TIMER sets the time during which the power switch can be in overcurrent before turning off. When the overcurrent protection circuits sense an excessive current, a current source is enabled which charges the capacitor on TIMER. Once the voltage on TIMER reaches approximately 0.5 V, the circuit-breaker latch is set and the power switch is latched off. Power must be recycled or the ENABLE pin must be toggled to restart the controller. In high-power or high-temperature applications, a minimum 50-pF capacitor is strongly recommended from TIMER to ground, to prevent any false triggering.

VREG – The VREG pin is the output of an internal low-dropout voltage regulator. This regulator draws current from IN1. A 0.1- μ F ceramic capacitor should be connected between VREG and ground. VREG can be connected to IN1, IN2, or to a separated power supply through a low-resistance resistor. However, the voltage on VREG must be less than 5.5 V.



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

detailed description (continued)

VSENSE1, **VSENSE2** – VSENSE1 and VSENSE2 can be used to detect undervoltage conditions on external circuitry. If VSENSE1 senses a voltage below approximately 1.23 V, PWRGD1 is pulled low. Similarly, a voltage less than 1.23 V on VSENSE2 causes PWRGD2 to be pulled low.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range: V _{I(IN1)} , V _{I(ISENSE1)} , V _{I(VSENSE1)} , V _{I(VSENSE2)} , V _{I(ISET1)} ,	
V _I (ENABLE)	\dots –0.3 V to 15 V
$V_{I(IN2)}, V_{I(ISENSE2)}, V_{I(ISET2)}$	\dots -0.3 V to 7 V
Output voltage range: V _{O(GATE1)}	-0.3 V to 30 V
VO(GATE2)	0.3 V to 22V
VO(DISCH1), VO(PWRGD1), VO(PWRGD2), VO(FAULT), VO(VREG), VO(DISCH2), VO(TIMER)	
VO(DISCH2), VO(TIMER)	\dots –0.3 V to 15V
Sink current range: IGATE1, IGATE2, IDISCH1, IDISCH2	. 0 mA to 100 mA $$
IPWRGD1, IPWRGD2, ITIMER, IFAULT	
Operating virtual junction temperature range, T _J	
Storage temperature range, T _{stq}	. −55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are respect to DGND.

DISSIPATION RATING TABLE

	PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Γ	PW-20	1015 mW	13.55 mW/°C	406 mW	203 mW

recommended operating conditions

		MIN	NOM MAX	UNIT
Input voltage, V _I	VI(IN1), VI(ISENSE1), VI(VSENSE1), VI(VSENSE2), VI(ISET1)	3	13	
	VI(IN2), VI(ISENSE2), VI(ISET2)	3	5.5	\ \
VREG voltage, VO(VREG), when VREG is directly connected to IN1		2.95	5.5	V
Operating virtual junction temp	Operating virtual junction temperature, T _J		100	°C



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

electrical characteristics over recommended operating temperature range (-40° C < T_A < 85° C), 3 V \leq V_{I(IN1)} \leq 13 V, 3 V \leq V_{I(IN2)} \leq 5.5 V (unless otherwise noted)

general

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _I (IN1)	Input current, IN1	VI(ENABLE) = 5 V (TPS2311),		0.5	1	mA
I _{I(IN2)}	Input current, IN2	VI(ENABLE) = 0 V (TPS2310)		75	200	μΑ
I(stby)	Standby current (sum of currents into IN1, IN2, ISENSE1, ISENSE2, ISET1, and ISET2)	V _I (ENABLE) = 0 V (TPS2311) V _I (ENABLE) = 5 V (TPS2310)			5	μΑ

GATE1

P/	ARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
VG(GATE1_3V)			V _{I(IN1)} = 3 V	9	11.5		
VG(GATE1_4.5V)	Gate voltage	I _I (GATE ₁) = 500 nA, DISCH1 open	V _{I(IN1)} = 4.5 V	10.5	14.5		V
VG(GATE1_10.8V)	1		V _{I(IN1)} = 10.8 V	16.8	21		
VC(GATE1)	Clamping voltage, GATE1 to DISCH1		-	9	10	12	V
IS(GATE1)	Source current, GATE1	$3 \text{ V} \le \text{V}_{I(IN1)} \le 13.2 \text{ V}, 3 \text{ V} \le \text{V}_{O(VREG)} \le 5.5 \text{ V}, \\ \text{V}_{I(GATE1)} = \text{V}_{I(IN1)} + 6 \text{ V}$		10	14	20	μΑ
	Sink current, GATE1	$3 \text{ V} \le \text{V}_{I(IN1)} \le 13.2 \text{ V}, 3 \text{ V} \le \text{V}_{I}$ $\text{V}_{I}(GATE1) = \text{V}_{I}(IN1)$	O(VREG) ≤ 5.5 V,	50	75	100	μΑ
			V _{I(IN1)} = 3 V		0.5		
t _r (GATE1)	Rise time, GATE1	Cg to GND = 1 nF (see Note 2)	$V_{I(IN1)} = 4.5 \text{ V}$		0.6		ms
			V _{I(IN1)} = 10.8 V		1		
			V _{I(IN1)} = 3 V		0.1		
tf(GATE)	Fall time, GATE1	Cg to GND = 1 nF (see Note 2)	V _{I(IN1)} = 4.5 V		0.12		ms
,			$V_{I(IN1)} = 10.8 \text{ V}$		0.2		

GATE2

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
VG(GATE2_3V)	Gate voltage	I _I (GATE2) = 500 nA,	DISCH2 open	V _{I(IN2)} = 3 V	9	11.7		V	
VG(GATE2_4.5V)	- Gate voltage	11(GATE2) = 300 IIA,	DIOONIZ OPEN	$V_{I(IN2)} = 4.5 \text{ V}$	10.5	14.7		V	
VC(GATE2)	Clamping voltage, GATE2 to DISCH2				9	10	12	٧	
IS(GATE2)	Source current, GATE2	$3 \text{ V} \le \text{V}_{I(IN2)} \le 5.5 \text{ V}$ VI(GATE2) = VI(IN2)	$3 \text{ V} \le \text{V}_{I(IN2)} \le 5.5 \text{ V}, 3 \text{ V} \le \text{V}_{O(VREG)} \le 5.5 \text{ V},$ $\text{V}_{I(GATE2)} = \text{V}_{I(IN2)} + 6 \text{ V}$			14	20	μΑ	
	Sink current, GATE2		$3 \text{ V} \le \text{V}_{I(IN2)} \le 5.5 \text{ V}, 3 \text{ V} \le \text{V}_{O(VREG)} \le 5.5 \text{ V}, \\ \text{V}_{I(GATE2)} = \text{V}_{I(IN2)}$		50	75	100	μΑ	
t (0x)	Rise time, GATE2	C _g to GND = 1 nF	V _{I(IN2)} = 3 V			0.5		ms	
tr(GATE2)	Rise time, GATE2	(see Note 2)	$V_{I(IN2)} = 4.5 V$	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		0.6		1115	
t	Fall time, GATE2	Cg to GND = 1 nF	V _{I(IN2)} = 3 V	VO(VREG) = 3 V		0.1		me	
[†] f(GATE2)	Fall tille, GATE2	(see Note 2)	V _{I(IN2)} = 4.5 V			0.12		ms ms	

NOTE 2: Specified, but not production tested.



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

electrical characteristics over recommended operating temperature range (–40°C < T_A < 85°C), 3 V \leq V_{I(IN1)} \leq 13 V, 3 V \leq V_{I(IN2)} \leq 5.5 V (unless otherwise noted) (continued)

TIMER

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOT(TIMER)	Threshold voltage, TIMER		0.4	0.5	0.6	V
	Charge current, TIMER	VI(TIMER) = 0 V	35	50	65	μΑ
	Discharge current, TIMER	V _I (TIMER) = 1 V	1	2.5		mA

circuit breaker

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT(CB)	Undervoltage voltage, circuit breaker	R _{ISETx} = 1 kΩ	40	50	60	mV
IB(ISENSEx)	Input bias current, ISENSEx			0.1	5	μΑ
	Discharge current, GATEx	VO(GATEx) = 4 V	400	800		mA
	Discharge current, GATEX	VO(GATEx) = 1 V	25	150		IIIA
^t pd(CB)	Propagation (delay) time, comparator inputs to gate output	$C_g = 50 \text{ pF},$ 10 mV overdrive, (50% to 10%) $C_{O(timer)} = 50 \text{ pF}$		1.3		μs

ENABLE, active low (TPS2310)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH(ENABLE)	High-level input voltage, ENABLE		2			V
VIL(ENABLE)	Low-level input voltage, ENABLE				0.8	V
R _I (ENABLE)	Input pullup resistance, ENABLE	See Note 3	100	200	300	kΩ
td_off(ENABLE)	Turnoff delay time, ENABLE	V _I (ENABLE) increasing above stop threshold; 100 ns rise time, 20 mV overdrive (see Note 2)		60		μs
td_on(ENABLE)	Turnon delay time, ENABLE	V _I (ENABLE) decreasing below start threshold; 100 ns fall time, 20 mV overdrive (see Note 2)	125		μs	

NOTES: 2. Specified, but not production tested.

3. Test I_O of ENABLE at $V_{I}(\overline{ENABLE}) = 1 \text{ V}$ and 0 V, then $R_{I}(\overline{ENABLE}) = \frac{1 \text{ V}}{I_{O_{O}} V - I_{O_{O}} 1 V}$

ENABLE, active high (TPS2311)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH(ENABLE)	High-level input voltage, ENABLE		2			V
VIL(ENABLE)	Low-level input voltage, ENABLE				0.7	V
R _I (ENABLE)	Input pulldown resistance, ENABLE		100	150	300	kΩ
td_on(ENABLE)	Turnon delay time, ENABLE	V _{I(ENABLE)} increasing above start threshold; 100 ns rise time, 20 mV overdrive (see Note 2)		85		μs
td_off(ENABLE)	Turnoff delay time, ENABLE	V _I (ENABLE) decreasing below stop threshold; 100 ns fall time, 20 mV overdrive (see Note 2)		100		μs

NOTE 2: Specified, but not production tested.

PREREG

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
VREG	PREREG output voltage	4.5 ≤ V _{I(IN1)} ≤ 13 V	3.5	4.1	5.5	V
Vdrop_PREREG	PREREG dropout voltage	$V_{I(IN1)} = 3 V$			0.1	V



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

electrical characteristics over recommended operating temperature range (–40°C < T_A < 85°C), 3 V \leq V_{I(IN1)} \leq 13 V, 3 V \leq V_{I(IN2)} \leq 5.5 V (unless otherwise noted) (continued)

VREG UVLO

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOT(UVLOstart)	Output threshold voltage, start		2.75	2.85	2.95	V
VOT(UVLOstop)	Output threshold voltage, stop		2.65	2.78		V
V _{hys} (UVLO)	Hysteresis		50	75		mV
	UVLO sink current, GATEx	V _{I(GATEx)} = 2 V	10			mA

PWRGD1 and PWRGD2

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT(ISENSEx)	Trip threshold, VSENSEx	V _{I(VSENSEx)} decreasing	1.2	1.225	1.25	V
V _{hys}	Hysteresis voltage, power-good comparator		20	30	40	mV
VO(sat)(PWRGDx)	Output saturation voltage PWRGDx	I _O = 2 mA		0.2	0.4	V
VO(VREGmin)	Minimum V _{O(VREG)} for valid power-good	$I_O = 100 \mu\text{A}, \ V_O(PWRGDx) = 1 \text{V}$			1	V
I _{IB}	Input bias current, power-good comparator	V _I (VSENSEx) = 5.5 V			1	μΑ
l _{lkg} (PWRGDx)	Leakage current, PWRGDx	V _O (PWRGDx) = 13 V			1	μΑ
tdr	Delay time, rising edge, PWRGDx	$V_{I(VSENSEx)}$ increasing, Overdrive = 20 mV, t_f = 100 ns, See Note 2		25		μs
^t df	Delay time, falling edge, PWRGDx	VI(VSENSEx) decreasing, Overdrive = 20 mV, t _r = 100 ns, See Note 2		2	·	μs

NOTE 2: Specified, but not production tested.

FAULT output


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO(sat)(FAULT)	Output saturation voltage, FAULT	I _O = 2 mA			0.4	V
lkg(FAULT)	Leakage current, FAULT	VO(FAULT) = 13 V			1	μΑ

DISCH1 and DISCH2

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDISCH	Discharge current, DISCHx	V _I (DISCH _X) = 1.5 V, V _I (VIN ₁) = 5 V	5	10		mA
VIH(DISCH)	Discharge on high-level input voltage		2			V
VIL(DISCH)	Discharge on low-level input voltage				1	V



PARAMETER MEASUREMENT INFORMATION



VI(ENABLE)
5 V/div
VO(GATE1)
10 V/div
VO(DISCH1)
5 V/div
t – Time – 10 ms/div

Figure 1. Turnon Voltage Transition of Channel 1

Figure 2. Turnoff Voltage Transition of Channel 1




Figure 3. Turnon Voltage Transition of Channel 2





Figure 4. Turnoff Voltage Transition of Channel 2

SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000


PARAMETER MEASUREMENT INFORMATION



VI(ENABLE)
5 V/div
VO(GATE1)
10 V/div
VO(FAULT)
10 V/div
IO(OUT1)
2 A/div
t - Time - 1 ms/div

Figure 5. Channel 1 Overcurrent Response: Enabled Into Overcurrent Load

Figure 6. Channel 1 Overcurrent Response: an Overcurrent Load Plugged Into the Enabled Board







Figure 7. Channel 2 Overcurrent Response: Enabled Into Overcurrent Load

Figure 8. Channel 2 Overcurrent Response: an Overcurrent Load Plugged Into the Enabled Board

PARAMETER MEASUREMENT INFORMATION




No Capacitor VI(ENABLE) on Timer 5 V/div V_O(GATE2) 5 V/div V_O(FAULT) 10 V/div I_{O(IN2)} 2 A/div t - Time - 1 ms/div

Figure 9. Channel 1 - Enabled Into Short Circuit

Figure 10. Channel 2 - Enabled Into Short Circuit

No Capacitor






Figure 11. Channel 1 - Hot Plug

t - Time - 1 ms/div Figure 12. Channel 1 - Hot Removal

PARAMETER MEASUREMENT INFORMATION




Figure 13. Channel 2 - Hot Plug






Figure 14. Channel 2 - Hot Removal

TYPICAL CHARACTERISTICS






٧S **VOLTAGE** 15 $T_A = 85^{\circ}C$ IN2 = 5.5 V 14 T_A = 25°C 13 111 - Input Current 1 - nA $T_A = -40^{\circ}C$ 12 $T_A = 0^{\circ}C$ 11 10 9 8 5 9 10 11 12 13 6

V_{I1} - Input Voltage 1 - V


Figure 17

SUPPLY CURRENT (DISABLED)




SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

TYPICAL CHARACTERISTICS




GATE1 VOLTAGE RISE TIME
VS
GATE1 LOAD CAPACITANCE


18
IN1 = 12 V








GATE1 OUTPUT CURRENT vs GATE1 VOLTAGE



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

TYPICAL CHARACTERISTICS


CIRCUIT BREAKER RESPONSE VS TIMER CAPACITANCE 12 IN1 = 12 V TA = 25°C 9 0 0 0.2 0.4 0.6 0.8 1 C(timer) - TIMER Capacitance - nF




LOAD VOLTAGE 1 DISCHARGE TIME

UVLO START AND STOP THRESHOLDS

Figure 23





APPLICATION INFORMATION

typical application diagram

This diagram shows a typical dual hot-swap application. The pullup resistors at PG1, PG2 and Fault should be relatively large (e.g. $100 \text{ k}\Omega$) to reduce power loss unless they are required to drive a large load.




Figure 27. Typical Dual Hot-Swap Application

input capacitor

A 0.1- μF ceramic capacitor in parallel with a 1- μF ceramic capacitor should be placed on the input power terminals near the connector on the hot-plug board to help stabilize the voltage rails on the cards. The TPS2310/11 does not need to be mounted near the connector or these input capacitors. For applications with more severe power environments, a 2.2- μF or higher ceramic capacitor is recommended near the input terminals of the hot-plug board. A bypass capacitor for IN1 and for IN2 should be placed close to the device.

output capacitor

A 0.1- μ F ceramic capacitor is recommended per load on the TPS2311; these capacitors should be placed close to the external FETs and to TPS2310/11. A larger bulk capacitor is also recommended on the load. The value of the bulk capacitor should be selected based on the power requirements and the transients generated by the application.

external FET

To deliver power from the input sources to the loads, each channel needs an external N-channel MOSFET. A few widely used MOSFETs are shown in Table 1. But many other MOSFETs in the market can also be used with TPS23xx in hot-swap systems.



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

APPLICATION INFORMATION

Table 1. Some Available N-Channel MOSFETs

CURRENT RANGE (A)	PART NUMBER	DESCRIPTION	MANUFACTURER
	IRF7601	N-channel, $r_{DS(on)} = 0.035 \Omega$, 4.6 A, Micro-8	International Rectifier
0 to 2	MTSF3N03HDR2	N-channel, r _{DS(on)} = 0.040 Ω, 4.6 A, Micro-8	ON Semiconductor
0 10 2	IRF7101	Dual N-channel, $r_{DS(on)} = 0.1 \Omega$, 2.3 A, SO-8	International Rectifier
	MMSF5N02HDR2	Dual N-channel, $r_{DS(on)} = 0.04 \Omega$, 5 A, SO-8	ON Semiconductor
	IRF7401	N-channel, r _{DS(on)} = 0.022 Ω, 7 A, SO-8	International Rectifier
2 to 5	MMSF5N02HDR2	N-channel, $r_{DS(on)} = 0.025 \Omega$, 5 A, SO-8	ON Semiconductor
2105	IRF7313	Dual N-channel, r _{DS(on)} = 0.029 Ω, 5.2 A, SO-8	International Rectifier
	SI4410	N-channel, r _{DS(on)} = 0.020 Ω, 8 A, SO-8	Vishay Dale
5 to 10	IRLR3103	N-channel, $r_{DS(on)} = 0.019 \Omega$, 29 A, d-Pak	International Rectifier
5 10 10	IRLR2703	N-channel, $r_{DS(on)} = 0.045 \Omega$, 14 A, d-Pak	International Rectifier

timer

For most applications, a minimum capacitance of 50 pF is recommended to prevent false triggering. This capacitor should be connected between TIMER and ground. The presence of an overcurrent condition on either channel of the TPS2310/11 causes a 50- μ A current source to begin charging this capacitor. If the overcurrent condition persists until the capacitor has been charged to approximately 0.5 V, the TPS2310/11 will latch off all channels and will pull the FAULT pin low. The timer capacitor can be made as large as desired to provide additional time delay before registering a fault condition.

output-voltage slew-rate control

When enabled, the TPS2310/11 controllers supply the gates of each external MOSFET transistor with a current of approximately 15 μ A. The slew rate of the MOSFET source voltage is thus limited by the gate-to-drain capacitance C_{gd} of the external MOSFET capacitor to a value approximating:

$$\frac{dvs}{dt} = \frac{15~\mu A}{C_{gd}}$$

If a slower slew rate is desired, an additional capacitance can be connected between the gate of the external MOSFET and ground.

VREG capacitor

The internal voltage regulator connected to VREG requires an external capacitor to ensure stability. A 0.1- μ F or 0.22- μ F ceramic capacitor is recommended.

TPS2310, TPS2311

DUAL HOT SWAP POWER CONTROLLER WITH INTERDEPENDENT CIRCUIT BREAKER AND POWER-GOOD REPORTING

SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

APPLICATION INFORMATION

gate drive circuitry

The TPS2310/11 includes four separate features associated with each gate-drive terminal:

- A charging current of approximately 15 µA is applied to enable the external MOSFET transistor. This current is generated by an internal charge pump that can develop a gate-to-source potential (referenced to DISCH1 or DISCH2) of 9 V-12 V. DISCH1 and DISCH2 must be connected to the respective external MOSFET source terminals to ensure proper operation of this circuitry.
- A discharge current of approximately 75 µA is applied to disable the external MOSFET transistor. Once the transistor gate voltage has dropped below approximately 1.5 V, this current is disabled and the UVLO discharge driver is enabled instead. This feature allows the part to enter a low-current shutdown mode while ensuring that the gates of the external MOSFET transistors remain at a low voltage.
- During a UVLO condition, the gates of both MOSFET transistors are pulled down by internal PMOS transistors. These transistors continue to operate even if IN1 and IN2 are both at 0 V. This circuitry also helps hold the external MOSFET transistors off when power is suddenly applied to the system.
- During an overcurrent fault condition, the external MOSFET transistor that exhibited an over-current condition will be rapidly turned off by an internal pulldown circuit capable of pulling in excess of 400 mA (at 4 V) from the pin. Once the gate has been pulled below approximately 1.5 V, this driver is disengaged and the UVLO driver is enabled instead. If any channel experiences an overcurrent condition, then both channels will be turned off rapidly.

setting the current-limit circuit-breaker threshold

Using channel one as an example, the current sensing resistor R_{ISENSE1} and the current limit setting resistor RISET1 determine the current limit of the channel, and can be calculated by the following equation:

$$I_{LMT1} = \frac{R_{ISET1} \times 50 \times 10^{-6}}{R_{ISENSE1}}$$

Typically R_{ISENSE1} is usually very small (0.001 Ω to 0.1 Ω). If the trace and solder-junction resistances between the junction of RISENSE1 and ISENSE1 and the junction of RISENSE1 and RISET1 are greater than 10% of the R_{ISENSE1} value, then these resistance values should be added to the R_{ISENSE1} value used in the calculation above.

The above information and calculation also apply to channel 2. Table 2 shows some of the current sense resistors available in the market.

Table 2. Some Current Sense Resistors

CURRENT RANGE (A) PART NUMBER		DESCRIPTION	MANUFACTURER
0 to 1	WSL-1206, 0.05 1%	0.05 Ω, 0.25 W, 1% resistor	
1 to 2	WSL-1206, 0.025 1%	0.025 Ω, 0.25 W, 1% resistor	
2 to 4	WSL-1206, 0.015 1%	0.015 Ω, 0.25 W, 1% resistor	Viahov Dolo
4 to 6	WSL-2010, 0.010 1%	0.010 Ω, 0.5 W, 1% resistor	Vishay Dale
6 to 8	WSL-2010, 0.007 1%	0.007 Ω, 0.5 W, 1% resistor	
8 to 10	WSR-2, 0.005 1%	0.005 Ω, 0.5 W, 1% resistor	

SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

APPLICATION INFORMATION

setting the power good threshold voltage

The two feedback resistors $R_{VSENSEx_TOP}$ and $R_{VSENSEx_BOT}$ connected between V_{Ox} and ground form a resistor divider setting the voltage at the VSENSEx pins. VSENSE1 voltage equals to

This voltage is compared to an internal voltage reference (1.225 V \pm 2%) to determine whether the output voltage level is within a specified tolerance. For example, given a nominal output voltage at V_{O1}, and defining V_{O1_min} as the minimum required output voltage, then the feedback resistors are defined by:

$$R_{\text{VSENSE1_TOP}} = \frac{V_{\text{O1_min}} - 1.225}{1.225} \times R_{\text{VSENSE1_BOT}}$$

Start the process by selecting a large standard resistor value for $R_{VSENSE1_BOT}$ to reduce power loss. Then $R_{VSENSE1_TOP}$ can be calculated by inserting all of the known values into the equation above. When V_{O1} is lower than V_{O1} min, PWRGD1 will be low as long as the controller is enabled.

undervoltage lockout (UVLO)

The TPS2310/11 includes an undervoltage lockout (UVLO) feature that monitors the voltage present on the VREG pin. This feature will disable both external MOSFETs if the voltage on VREG drops below 2.78 V (nominal) and will re-enable normal operation when it rises above 2.85 V (nominal). Since VREG is fed from IN1 through a low-dropout voltage regulator, the voltage on VREG will track the voltage on IN1 within 50 mV. While the undervoltage lockout is engaged, both GATE1 and GATE2 are held low by internal PMOS pulldown transistors, ensuring that the external MOSFET transistors remain off at all times, even if all power supplies have fallen to 0 V.

single-channel operation

Some applications may require only a single external MOS transistor. Such applications should use GATE1 and the associated circuitry (IN1, ISENSE1, ISET1, DISCH1). The IN2 pin should be grounded to disable the circuitry associated with the GATE2 pin. The VSENSE2 and PWRGD2 circuitry is unaffected by disabling GATE2, and may still be used if so desired.

power-up control

The TPS2310/11 includes a $500 \,\mu s$ (nominal) startup delay that ensures that internal circuitry has sufficient time to start before the device begins turning on the external MOSFETs. This delay is triggered only upon the rapid application of power to the circuit. If the power supply ramps up slowly, the undervoltage lockout circuitry will provide adequate protection against undervoltage operation.

3-channel hot-swap application

Some applications require hot-swap control of up to three voltage rails, but may not explicitly require the sensing of the status of the output power on all three of the voltage rails. One such application is device bay, where dv/dt control of 3.3 V, 5 V, and 12 V is required. By using channel 2 to drive both the 3.3-V and 5-V power rails and channel 1 to drive the 12-V power rail, as is shown below, TPS2310/11 can deliver three different voltages to three loads while monitoring the status of two of the loads.



SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

APPLICATION INFORMATION




Figure 28. Three-Channel Application

APPLICATION INFORMATION

Figure 29 shows ramp-up waveforms of the three output voltages.




Figure 29


SLVS275B - FEBRUARY 2000 - REVISED APRIL 2000

MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated