

Regulating Pulse Width Modulator

FEATURES

- Reduced Supply Current
- Oscillator Frequency to 600kHz
- Precision Band-Gap Reference
- 7 to 35V Operation
- Dual 200mA Source/Sink Outputs
- Minimum Output Cross-Conduction
- Double-Pulse Suppression Logic
- Under-Voltage Lockout
- Programmable Soft-Start
- Thermal Shutdown
- TTL/CMOS Compatible Logic Ports
- 5 Volt Operation ($V_{IN} = V_C = V_{REF} = 5.0V$)


DESCRIPTION

The UC1526A Series are improved-performance pulse-width modulator circuits intended for direct replacement of equivalent non- "A" versions in all applications. Higher frequency operation has been enhanced by several significant improvements including: a more accurate oscillator with less minimum dead time, reduced circuit delays (particularly in current limiting), and an improved output stage with negligible cross-conduction current. Additional improvements include the incorporation of a precision, band-gap reference generator, reduced overall supply current, and the addition of thermal shutdown protection.

Along with these improvements, the UC1526A Series retains the protective features of under-voltage lockout, soft-start, digital current limiting, double pulse suppression logic, and adjustable deadtime. For ease of interfacing, all digital control ports are TTL compatible with active low logic.

Five volt (5V) operation is possible for "logic level" applications by connecting V_{IN} , V_C and V_{REF} to a precision 5V input supply. Consult factory for additional information.

BLOCK DIAGRAM



UC1526A
UC2526A
UC3526A

ABSOLUTE MAXIMUM RATINGS (Note 1, 2)

Input Voltage (+VIN)	+40V
Collector Supply Voltage (+Vc)	+40V
Logic Inputs	-0.3V to +5.5V
Analog Inputs	-0.3V to +VIN
Source/Sink Load Current (each output)	200mA
Reference Load Current	50mA
Logic Sink Current	15mA
Power Dissipation at TA = +25°C (Note 2)	1000mW
Power Dissipation at Tc = +25°C (Note 2)	3000mW
Operating Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 seconds)	+300°C



Note 1: Values beyond which damage may occur.
 Note 2: Consult packaging Section of Databook for thermal limitations and considerations of package.

RECOMMENDED OPERATING CONDITIONS

(Note 3)	
Input Voltage	+7V to +35V
Collector Supply Voltage	+4.5V to +35V
Sink/Source Load Current (each output)	0 to 100mA
Reference Load Current	0 to 20mA
Oscillator Frequency Range	1Hz to 600kHz
Oscillator Timing Resistor	2kΩ to 150kΩ
Oscillator Timing Capacitor	400pF to 20μF
Available Deadtime Range at 40kHz	1% to 50%
Operating Ambient Temperature Range	
UC1526A	-55°C to +125°C
UC2526A	-25°C to +85°C
UC3526A	0°C to +70°C

Note 3: Range over which the device is functional and parameter limits are guaranteed.

CONNECTION DIAGRAMS



UC1526A
UC2526A
UC3526A

ELECTRICAL CHARACTERISTICS: +V_{IN} = 15V, and over operating ambient temperature, unless otherwise specified T_A = T_J.

PARAMETER	TEST CONDITIONS	UC1526A / UC2526A			UC3526A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Reference Section (Note 4)								
Output Voltage	T _J = +25°C	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	+V _{IN} = 7 to 35V		2	10		2	15	mV
Load Regulation	I _L = 0 to 20mA		5	20		5	20	mV
Temperature Stability	Over Operating T _J (Note 5)		15	50		15	50	mV
Total Output Voltage Range	Over Recommended Operating Conditions	4.90	5.00	5.10	4.85	5.00	5.15	V
Short Circuit Current	V _{REF} = 0V	25	50	100	25	50	100	mA
Under-Voltage Lockout								
$\overline{\text{RESET}}$ Output Voltage	V _{REF} = 3.8V		0.2	0.4		0.2	0.4	V
	V _{REF} = 4.7V	2.4	4.7		2.4	4.8		V
Oscillator Section (Note 6)								
Initial Accuracy	T _J = +25°C		±3	±8		±3	±8	%
Voltage Stability	+V _{IN} = 7 to 35V		0.5	1		0.5	1	%
Temperature Stability	Over Operating T _J (Note 5)		2	6		1	3	%
Minimum Frequency	R _T = 150kΩ, C _T = 20μF (Note 5)			1			1	Hz
Maximum Frequency	R _T = 2kΩ, C _T = 470pF	550			650			kHz
Sawtooth Peak Voltage	+V _{IN} = 35V		3.0	3.5		3.0	3.5	V
Sawtooth Valley Voltage	+V _{IN} = 7V	0.5	1.0		0.5	1.0		V
$\overline{\text{SYNC}}$ Pulse Width	T _J = 25°C, R _L = 2.7kΩ to V _{REF}		1.1			1.1		μs
Error Amplifier Section (Note 7)								
Input Offset Voltage	R _S ≤ 2kΩ		2	5		2	10	mV
Input Bias Current			-350	-1000		-350	-2000	nA
Input Offset Current			35	100		35	200	nA
DC Open Loop Gain	R _L ≥ 10MΩ	64	72		60	72		dB
HIGH Output Voltage	V _{PIN 1} - V _{PIN 2} ≥ 150mV, I _{SOURCE} = 100μA	3.6	4.2		3.6	4.2		V
LOW Output Voltage	V _{PIN 2} - V _{PIN 1} ≥ 150mV, I _{SINK} = 100μA		0.2	0.4		0.2	0.4	V
Common Mode Rejection	R _S ≤ 2kΩ	70	94		70	94		dB
Supply Voltage Rejection	+V _{IN} = 12 to 18V	66	80		66	80		dB
PWM Comparator (Note 6)								
Minimum Duty Cycle	V _{COMPENSATION} = +0.4V			0			0	%
Maximum Duty Cycle	V _{COMPENSATION} = +3.6V	45	49		45	49		%
Digital Ports ($\overline{\text{SYNC}}$, $\overline{\text{SHUTDOWN}}$, and $\overline{\text{RESET}}$)								
HIGH Output Voltage	I _{SOURCE} = 40μA	2.4	4.0		2.4	4.0		V
LOW Output Voltage	I _{SINK} = 3.6mA		0.2	0.4		0.2	0.4	V
HIGH Input Current	V _{IH} = +2.4V		-125	-200		-125	-200	μA
LOW Input Current	V _{IL} = +0.4V		-225	-360		-225	-360	μA
Shutdown Delay	From Pin 8, T _J = 25°C		160			160		ns
Current Limit Comparator (Note 8)								
Sense Voltage	R _S ≤ 50Ω	90	100	110	80	100	120	mV
Input Bias Current			-3	-10		-3	-10	μA
Shutdown Delay	From pin 7, 100mV Overdrive, T _J = 25°C		260			260		ns

Note 4: I_L = 0mA.

Note 5: Guaranteed by design, not 100% tested in production.

Note 6: F_{OSC} = 40kHz, (R_T = 4.12kΩ ± 1%, C_T = 0.01μF ± 1%, R_D = 0Ω).

Note 7: V_{CM} = 0 to +5.2V

Note 8: V_{CM} = 0 to +12V.

Note 9: V_C = +15V.

Note 10: V_{IN} = +35V, R_T = 4.12kΩ.

UC1526A

UC2526A

UC3526A

ELECTRICAL CHARACTERISTICS: +V_{IN} = 15V, and over operating ambient temperature, unless otherwise specified T_A = T_J.

PARAMETER	TEST CONDITIONS	UC1526A UC2526A			UC3526A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Soft-Start Section								
Error Clamp Voltage	$\overline{\text{RESET}} = +0.4\text{V}$		0.1	0.4		0.1	0.4	V
Cs Charging Current	$\overline{\text{RESET}} = +2.4\text{V}$	50	100	150	50	100	150	μA
Output Drivers (Each Output) (Note 9)								
HIGH Output Voltage	ISOURCE = 20mA	12.5	13.5		12.5	13.5		V
	ISOURCE = 100mA	12	13		12	13		V
LOW Output Voltage	ISINK = 20mA		0.2	0.3		0.2	0.3	V
	ISINK = 100mA		1.2	2.0		1.2	2.0	V
Collector Leakage	Vc = 40V		50	150		50	150	μA
Rise Time	CL = 1000pF (Note 5)		0.3	0.6		0.3	0.6	μs
Fall Time	CL = 1000pF (Note 5)		0.1	0.2		0.1	0.2	μs
Cross-Conduction Charge	Per cycle, TJ = 25°C		8			8		nC
Power Consumption (Note 10)								
Standby Current	$\overline{\text{SHUTDOWN}} = +0.4\text{V}$		14	20		14	20	mA

Note 4: $I_L = 0mA$.

Note 5: Guaranteed by design, not 100% tested in production.

Note 6: $F_{osc} = 40\text{kHz}$, $(R_T = 4.12\text{k}\Omega \pm 1\%$, $C_T = 0.01\mu\text{F} \pm 1\%$, $R_D = 0\Omega)$.


Note 7: $V_{CM} = 0$ to $+5.2V$

Note 8: $V_{CM} = 0$ to $+12V$.

Note 9: $V_C = +15V$.

Note 10: $V_{IN} = +35V$, $R_T = 4.12k\Omega$.

Open Loop Test Circuit UC1526A



APPLICATIONS INFORMATION (cont.)

capacitor. The logic threshold is +1.1V at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2k pull-up resistor to +5V.




Figure 4. Digital Control Port Schematic

Oscillators

The oscillator is programmed for frequency and dead time with three components: R_T , C_T and R_D . Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:

1. With $R_D = 0\Omega$ (pin 11 shorted to ground) select values for R_T and C_T from the graph on page 4 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +Vc terminal is the same as the oscillator frequency.
2. If more dead time is required, select a larger value of R_D . At 40kHz dead time increases by 400ns/ Ω .
3. Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of R_T slightly to bring the frequency back to the nominal design value.

The UC1526A can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the SYNC frequency.

A periodic LOW logic pulse approximately 0.5 μ s wide at




Figure 5. Oscillator Connections and Waveforms

the SYNC pin will then lock the oscillator to the external frequency.

Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All C_T terminals are connected to the C_T pin of the master and all SYNC terminals are likewise connected to the SYNC pin of the master. Slave R_T terminals are left open or connected to VREF. Slave R_D terminal may be either left open or grounded.




Figure 6. Error Amplifier Connections

Error Amplifier

The error amplifier is a transconductance design, with an output impedance of 2M Ω . Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100pF, the amplifier has an open-loop pole at 800Hz.

The input connections to the error amplifier are determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0V and the feedback connections in Figure 6A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0V reference voltage, as shown in Figure 6B.




Figure 7. Push-Pull Configuration

APPLICATIONS INFORMATION (cont.)

Output Drivers

The totem pole output drivers of the UC1526A are designed to source and sink 100mA continuously and 200mA peak. Loads can be driven either from the output pins 13 and 16, or from the +Vc, as required.

Since the bottom transistor of the totem-pole is allowed to saturate, there is a momentary conduction path from the

+Vc terminal to ground during switching; however, improved design has limited this cross-conduction period to less than 50ns. Capacitor decoupling at Vc is recommended and careful grounding of Pin 15 is needed to insure that high peak sink currents from a capacitive load do not cause ground transients.




Figure 8. Single-Ended Configuration






Figure 9. Driving N-Channel Power MOSFETs

TYPICAL CHARACTERISTICS







OSCILLATOR PERIOD vs RT and CT



OUTPUT BLANKING



TYPICAL CHARACTERISTICS (Cont.)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.