## UNITRロロE

UCC1895

## BiCMOS Advanced Phase Shift PWM Controller

## FEATURES

- Programmable Output Turn-on Delay
- Adaptive Delay Set
- Bidirectional Oscillator Synchronization
- Capability for Voltage Mode or Current Mode Control
- Programmable Soft Start/Soft Stop and Chip Disable via a Single Pin
- 0\% to 100\% Duty Cycle Control
- 7MHz Error Amplifier
- Operation to 1 MHz
- Low Active Current Consumption (5mA Typical @ 500kHz)
- Very Low Current Consumption During Undervoltage Lock-out (150 $\mu \mathrm{A}$ typical)


## DESCRIPTION

The UCC3895 is a phase shift PWM controller that implements control of a full-bridge power stage by phase shifting the switching of one half-bridge with respect to the other. It allows constant frequency pulse-width modulation in conjunction with resonant zero-voltage switching to provide high efficiency at high frequencies. The part can be used either as a voltage mode or current mode controller.

While the UCC3895 maintains the functionality of the UC3875/6/7/8 family and UC3879, it improves on that controller family with additional features such as enhanced control logic, adaptive delay set, and shutdown capability. Since it is built in BCDMOS, it operates with dramatically less supply current than it's bipolar counterparts. The UCC3895 can operate with a maximum clock frequency of 1 MHz .
The UCC3895 and UCC2895 are offered in the 20 pin SOIC (DW) package, 20 pin PDIP (N) package, 20 pin TSSOP (PW) package, and 20 pin PLCC (Q). The UCC1895 is offered in the 20 pin CDIP (J) package, and 20 pin CLCC package (L).

## SIMPLIFIED APPLICATION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage (IDD < 10mA) . . . . . . . . . . . . . . . . . . . . . . . 17V
Supply Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30mA
REF current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15mA
OUT Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100mA
Analog inputs
(EAP, EAN, EAOUT, RAMP,
SYNC, ADS, CS, SS/DISB) . . . . . . . . . . . -0.3V to REF+0.3V
Power Dissipation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (N Package). . . . . . . . . . . . 1W
Power Dissipation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (D Package) . . . . . . . 650mW
Storage Temperature . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10 sec ) . . . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of package.

## TEMPERATURE \& PACKAGE SELECTION TABLE

|  | TEMPERATURE <br>  <br> RANGE | PACKAGE <br> SUFFIX |
| :---: | :---: | :---: |
| UCC1895 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{J}, \mathrm{L}$ |
| UCC2895 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DW, N, PW, Q |
| UCC3895 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DW, N, PW, Q |

## ORDERING INFORMATION



## CONNECTION DIAGRAMS

DIL-20,c SOIC-20, TSSOP-20 (TOP VIEW) J or N Package, DW Package, PW Package


## PLCC-20, CLCC-20 (TOP VIEW) Q Package, L Package



ELECTRICAL CHARACTERISTICS: Unless otherwise specified, VDD=12V, RT=82k $\Omega, C T=220 \mathrm{pF}, \mathrm{RDELAB}=10 \mathrm{k} \Omega$, RDELCD $=10 \mathrm{k} \Omega, \mathrm{C}_{\text {REF }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VDD}}=1.0 \mu \mathrm{~F}$, no load at outputs. $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}} . \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ for $\mathrm{UCC} 3895 \mathrm{x},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for UCC2895x, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for UCC1895x.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| UVLO Section |  |  |  |  |  |
| Start Threshold |  | 10.2 | 11 | 11.8 | V |
| Stop Threshold |  | 8.2 | 9 | 9.8 | V |
| Hysteresis |  | 1.0 | 2.0 | 3.0 | V |
| Supply Current |  |  |  |  |  |
| Start-up Current | $\mathrm{VDD}=8 \mathrm{~V}$ |  | 150 | 250 | $\mu \mathrm{A}$ |
| IDD Active |  |  | 5 | 6 | mA |
| VDD Clamp Voltage | $I D D=10 \mathrm{~mA}$ | 16.5 | 17.5 | 18.5 | V |

ELECTRICAL CHARACTERISTICS: Unless otherwise specified, VDD=12V, RT=82k $\Omega, C T=220 \mathrm{pF}, \mathrm{RDELAB}=10 \mathrm{k} \Omega$, RDELCD $=10 \mathrm{k} \Omega, \mathrm{C}_{\text {REF }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VDD}}=1.0 \mu \mathrm{~F}$, no load at outputs. $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}} . \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ for UCC3895x, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for UCC2895x, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for UCC1895x.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Reference Section |  |  |  |  |  |
| Output Voltage | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 4.94 | 5.00 | 5.06 | V |
|  | $10 \mathrm{~V}<\mathrm{VDD}<17.5 \mathrm{~V}, 0 \mathrm{~mA}<\mathrm{IREF}<5 \mathrm{~mA},$ Temperature | 4.85 | 5 | 5.15 | V |
| Short Circuit Current | REF $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 10 | 20 |  | mA |
| Error Amplifier Section |  |  |  |  |  |
| Common Mode Input Voltage Range |  | -0.1 |  | 3.6 | V |
| Offset Voltage |  | -7 |  | 7 | mV |
| Input Bias Current (EAP, EAN) |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| EAOUT VOH | EAP-EAN $=500 \mathrm{mV}, \mathrm{I}_{\text {EAOUT }}=-0.5 \mathrm{~mA}$ | 4.0 | 4.5 | 5.0 | V |
| EAOUT VOL | EAP-EAN $=-500 \mathrm{mV}, \mathrm{I}_{\text {EAOUT }}=0.5 \mathrm{~mA}$ | 0 | 0.2 | 0.4 | V |
| EAOUT Source Current | $E A P-E A N=500 \mathrm{mV}$, EAOUT $=2.5 \mathrm{~V}$ | 1.0 | 1.5 |  | mA |
| EAOUT Sink Current | EAP-EAN $=-500 \mathrm{mV}$, EAOUT $=2.5 \mathrm{~V}$ | 2.5 | 4.5 |  | mA |
| Open Loop DC Gain |  | 75 | 85 |  | dB |
| Unity Gain Bandwidth | (Note 3) | 5.0 | 7.0 |  | MHz |
| Slew Rate | EAN from 1 V to $0 \mathrm{~V}, \mathrm{EAP}=500 \mathrm{mV}$, EAOUT from 0.5 V to 3.0 V | 1.5 | 2.2 |  | V/ $\mu \mathrm{s}$ |
| No Load Comparator Turn-Off Threshold |  | 0.45 | 0.50 | 0.55 | V |
| No Load Comparator Turn-On Threshold |  | 0.55 | 0.60 | 0.69 | V |
| No Load Comparator Hysteresis |  | 0.035 | 0.100 | 0.165 | V |
| Oscillator Section |  |  |  |  |  |
| Frequency | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 473 | 500 | 527 | kHz |
| Total Variation | Line, Temperature (Note 3) |  | 2.5 | 5 | \% |
| SYNC VIH |  | 2.05 | 2.10 | 2.25 | V |
| SYNC VIL |  | 1.85 | 1.90 | 1.95 | V |
| SYNC VOH | $\mathrm{I}_{\text {SYNC }}=-400 \mu \mathrm{~A}, \mathrm{CT}=2.6 \mathrm{~V}$ | 4.1 | 4.5 | 5.0 | V |
| SYNC VOL | $\mathrm{I}_{\text {SYNC }}=100 \mu \mathrm{~A}, \mathrm{CT}=2.6 \mathrm{~V}$ | 0.0 | 0.5 | 1.0 | V |
| SYNC Output Pulse Width | SYNC Load $=3.9 \mathrm{k} \Omega$ and 30 pF in parallel |  | 85 | 135 | ns |
| RT Voltage |  | 2.9 | 3 | 3.1 | V |
| CT Peak Voltage |  | 2.25 | 2.35 | 2.50 | V |
| CT Valley Voltage |  | 0.0 | 0.2 | 0.4 | V |
| PWM Comparator Section |  |  |  |  |  |
| EAOUT to RAMP Input Offset Voltage | RAMP $=0 \mathrm{~V}, \mathrm{DELAB}=\mathrm{DELCD}=\mathrm{REF}$ | 0.72 | 0.85 | 1.05 | V |
| Minimum Phase Shift (OUTA to OUTC, OUTB to OUTD) | RAMP $=0 \mathrm{~V}, \mathrm{EAOUT}=650 \mathrm{mV}$ ( Note 1) | 0.00 | 0.85 | 1.40 | \% |
| RAMP to OUTC/OUTD Delay | RAMP from 0 V to 2.5 V , EAOUT $=1.2 \mathrm{~V}$, DELAB = DELCD = REF (Note 2) |  | 70 | 120 | ns |
| RAMP Bias Current | RAMP < 5V, CT < 2.2 V | -5 |  | 5 | $\mu \mathrm{A}$ |
| RAMP Sink Current | RAMP $=5 \mathrm{~V}, \mathrm{CT}<2.6 \mathrm{~V}$ | 12 | 19 |  | mA |
| Current Sense Section |  |  |  |  |  |
| CS Bias Current | $0<\mathrm{CS}, 2.5 \mathrm{~V}, 0<\mathrm{ADS}<2.5 \mathrm{~V}$ | -4.5 |  | 20 | $\mu \mathrm{A}$ |
| Peak Current Threshold |  | 1.90 | 2.00 | 2.10 | V |
| Overcurrent Threshold |  | 2.4 | 2.5 | 2.6 | V |
| CS to Output Delay | CS from 0 to 2.3V, DELAB = DELCD = REF |  | 75 | 110 | ns |

ELECTRICAL CHARACTERISTICS: Unless otherwise specified, VDD=12V, RT=82k $\Omega, C T=220 \mathrm{pF}, \mathrm{RDELAB}=10 \mathrm{k} \Omega$, RDELCD $=10 \mathrm{k} \Omega, \mathrm{C}_{\text {REF }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VDD}}=1.0 \mu \mathrm{~F}$, no load at outputs. $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}} . \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ for UCC3895x, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for UCC2895x, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for UCC1895x.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Soft Start/Shutdown Section |  |  |  |  |  |
| Soft Start Source Current | SS/DISB $=3.0 \mathrm{~V}, \mathrm{CS}<1.9 \mathrm{~V}$ | -40 | -35 | -30 | $\mu \mathrm{A}$ |
| Soft Start Sink Current | SS/DISB $=3.0 \mathrm{~V}, \mathrm{CS}>2.6 \mathrm{~V}$ | 325 | 350 | 375 | $\mu \mathrm{A}$ |
| Soft Start/Disable Comparator Threshold |  | 0.44 | 0.50 | 0.56 | V |
| Delay Set Section |  |  |  |  |  |
| DELAB/DELCD Output Voltage | ADS $=C S=0 \mathrm{~V}$ | 0.45 | 0.50 | 0.55 | V |
|  | ADS $=0 \mathrm{~V}, \mathrm{CS}=2.0 \mathrm{~V}$ | 1.9 | 2.0 | 2.1 | V |
| Output Delay | ADS $=\mathrm{CS}=0 \mathrm{~V}$ (Note 2) | 450 | 525 | 600 | ns |
| ADS Bias Current | $\mathrm{OV}<\mathrm{ADS}<2.5 \mathrm{~V}, 0 \mathrm{~V}<\mathrm{CS}<2.5 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| Output Section |  |  |  |  |  |
| VOH (all outputs) | IOUT $=-10 \mathrm{~mA}$, VDD to Output |  | 250 | 400 | mV |
| VOL (all outputs) | IOUT $=10 \mathrm{~mA}$ |  | 150 | 250 | mV |
| Rise TIme | $C_{\text {LOAD }}=100 \mathrm{pF}$ |  | 20 | 35 | ns |
| Fall Time | $C_{\text {LOAD }}=100 \mathrm{pF}$ |  | 20 | 35 | ns |

Note 1: Minimum phase shift is defined as followed:
$\Phi=200 \bullet \frac{t_{f(\text { OUTA })}-t_{f(\text { OUTC })}}{t_{\text {PERIOD }}}$ Or
$\Phi=200 \cdot \frac{t_{f(\text { OUTB })}-t_{f(\text { OUTD })}}{t_{\text {PERIOD }}}$ where
$t_{\left.f_{( } \text {OUTA }\right)}=$ falling edge of OUTA signal $t_{f(\text { OUTB })}=$ falling edge of OUTB signal $t_{f}($ OUTC $)=$ falling edge of OUTC signal $t_{f}($ OUTD $)=$ falling edge of OUTD signal $t_{\text {(PERIOD }}=$ period of OUTA or OUTB signal

Note 2. Output delay is measured between OUTA/OUTB or OUTC/OUTD. Output delay is defined as shown below, where:
$t_{f}$ (OUTA) $=$ falling edge of OUTA signal $t_{r(\text { OUTB })}=$ rising edge of OUTB signal

Note 3: Guaranteed by design. Not 100\% tested in production.


Same applies to OUTB and OUTD


Same applies to OUTC and OUTD

## PIN DESCRIPTIONS

ADS: Adaptive Delay Set. This function sets the ratio between the maximum and minimum programmed output delay dead time. When the ADS pin is directly connected to the CS pin, no delay modulation occurs. The maximum delay modulation occurs when ADS is grounded. In this case, delay time is four times longer when $C S=0$ than when CS $=2.0 \mathrm{~V}$ (the Peak Current threshold), ADS changes the output voltage on the delay pins DELAB and DELCD by the following formula:

$$
V_{D E L}=\left[0.75 \bullet\left(V_{C S}-V_{A D S}\right)\right]+0.5 \mathrm{~V}
$$

where $\mathrm{V}_{\mathrm{CS}}$ and $\mathrm{V}_{\text {ADS }}$ are in Volts. ADS must be limited to between 0 V and 2.5 V and must be less than or equal to CS. DELAB and DELCD also will be clamped to a minimum of 0.5 V .

EAOUT: Error Amplifier Output. It is also connected internally to the non-inverting input of the PWM comparator and the no-load comparator. EAOUT is internally clamped to the soft start voltage. The no-load comparator shuts down the output stages when EAOUT falls below 500 mV , and allows the outputs to turn-on again when EAOUT rises above 600 mV .
CT: Oscillator Timing Capacitor. (Refer to Fig. 1, Oscillator Block Diagram) The UCC3895's oscillator charges CT via a programmed current. The waveform on $\mathrm{C}_{\mathrm{T}}$ is a sawtooth, with a peak voltage of 2.35 V . The approximate oscillator period is calculated by the following formula:

$$
t_{\text {OSC }}=\frac{5 \bullet R_{T} \cdot C_{T}}{48}+120 \mathrm{~ns}
$$

where $C_{T}$ is in Farads, and $R_{T}$ is in Ohms and tosc is in seconds. $\mathrm{C}_{\mathrm{T}}$ can range from 100 pF to 880 pF . Please note that a large $C_{T}$ and a small $R_{T}$ combination will result in extended fall times on the $\mathrm{C}_{\mathrm{T}}$ waveform. The increased fall time will increase the SYNC pulse width, hence limiting the maximum phase shift between OUTA, OUTB and OUTC, OUTD outputs, which limits the maximum duty cycle of the converter.
CS: Current Sense. This is the inverting input of the Current Sense comparator and the non-inverting input of the Over-current comparator, and the ADS amplifier. The current sense signal is used for cycle-by-cycle current limiting in peak current mode control, and for overcurrent protection in all cases with a secondary threshold for output shutdown. An output disable initiated by an overcurrent fault also results in a restart cycle, called "soft stop", with full soft start.

DELAB, DELCD: Delay Programming Between Complementary Outputs. DELAB programs the dead time between switching of OUTA and OUTB, and DELCD programs the dead time between OUTC and OUTD. This delay is introduced between complementary outputs in the same leg of the external bridge. The UCC3895 allows the user to select the delay, in which the resonant switching of the external power stages takes place. Separate delays are provided for the two half-bridges to accommodate differences in resonant capacitor charging currents. The delay in each stage is set according to the following formula:

$$
t_{D E L A Y}=\frac{\left(25 \cdot 10^{-12}\right) \cdot R_{D E L}}{V_{D E L}}+25 \mathrm{~ns}
$$

where $V_{\text {DEL }}$ is in Volts, and $R_{\text {DEL }}$ is in Ohms and $t_{\text {DeLAY }}$ is in seconds. DELAB and DELCD can source about 1 mA maximum. Choose the delay resistors so that this maximum is not exceeded. Programmable output delay can be defeated by tying DELAB and/or DELCD to REF. For an optimum performance keep stray capacitance on these pins at $<10 \mathrm{pF}$.
EAP: The non-inverting input to the error amplifier.
EAN: The inverting input to the error amplifier.
GND: Chip ground for all circuits except the output stages.

OUTA, OUTB, OUTC, OUTD: The 4 outputs are 100 mA complementary MOS drivers, and are optimized to drive FET driver circuits. OUTA and OUTB are fully complementary, (assuming no programmed delay). They operate near $50 \%$ duty cycle and one-half the oscillating frequency. OUTA and OUTB are intended to drive one half-bridge circuit in an external power stage. OUTC and OUTD will drive the other half-bridge and will have the same characteristics as OUTA and OUTB. OUTC is phase shifted with respect to OUTA, and OUTD is phase shifted with respect to OUTB. Note that changing the phase relationship of OUTC and OUTD with respect to OUTA and OUTB requires other than the nominal $50 \%$ duty ratio on OUTC and OUTD during those transients.

PGND: Output Stage Ground. To keep output switching noise from critical analog circuits, the UCC3895 has 2 different ground connections. PGND is the ground connection for the high-current output stages. Both GND and PGND must be electrically tied together closely near the IC. Also, since PGND carries high current, board traces must be low impedance.

## PIN DESCRIPTIONS (cont.)

RAMP: The Inverting Input of the PWM Comparator. This pin receives either the CT waveform in voltage and average current mode controls, or the current signal (plus slope compensation) in peak current mode control. An internal discharge transistor is provided on RAMP, which is triggered during the oscillator dead time.

RT: Oscillator Timing Resistor. (Refer to Fig. 1, Oscillator Block Diagram) The oscillator in the UCC3895 operates by charging an external timing capacitor, CT, with a fixed current programmed by $\mathrm{R}_{\mathrm{T}}$. $\mathrm{R}_{\mathrm{T}}$ current is calculated as follows:

$$
I_{R T}=\frac{3.0 \mathrm{~V}}{R_{T}}
$$

where $R_{T}$ is in Ohms and $I_{R T}$ is in Amperes. $R_{T}$ can range from $40 \mathrm{k} \Omega$ to $120 \mathrm{k} \Omega$ Soft start charging and discharging current are also programmed by $\mathrm{I}_{\mathrm{RT}}$.

SS/DISB: Soft Start/Disable. This pin combines the two independent functions.

Disable Mode: A rapid shutdown of the chip is accomplished by any one of the following: externally forcing SS/DISB below 0.5 V , externally forcing REF below 4V, VDD dropping below the UNLO threshold, or an overcurrent fault is sensed ( $\mathrm{CS}=2.5 \mathrm{~V}$ ).
In the case of REF being pulled below 4 V or an UVLO condition, SS/DISB is actively pulled to ground via an internal MOSFET switch. If an overcurrent is sensed, SS/DISB will sink a current of (10 - IRT) until SS/DISB falls below 0.5 V .
Note that if SS/DISB is externally forced below 0.5 V the pin will start to source current equal to IRT. Also note that the only time the part switches into the low IDD current mode is when the part is in undervoltage lockout.

Soft Start Mode: After a fault or disable condition has passed, VDD is above the start threshold, and/or SS/DISB falls below 0.5 V during a soft stop, SS/DISB will switch to a soft start mode. The pin will now source current, equal to IRT. A user-selected capacitor on SS/DISB determines the soft start (and soft-start) time. In addition, a resistor in parallel with the capacitor may be used, limiting the maximum voltage on SS/DISB. Note that SS/DISB will actively clamp the EAOUT pin voltage to approximately the SS/DISB pin voltage during both soft start, soft stop, and disable conditions.

SYNC: Oscillator Synchronization. (Refer to Fig. 1, Oscillator Block Diagram) This pin is bidirectional. When used as an output, SYNC can be used as a clock, which is the same as the chip's internal clock. When used as an input, SYNC will override the chip's internal oscillator and act as it's clock signal. This bidirectional feature allows synchronization of multiple power supplies. The SYNC signal will also internally discharge the CT capacitor and any filter capacitors that are present on the RAMP pin. The internal SYNC circuitry is level sensitive, with an input low threshold of 1.9 V , and an input high threshold of 2.1 V . A resistor as small as $3.9 \mathrm{k} \Omega$ may be tied between SYNC and GND to reduce the sync pulse width.
VDD: Power Supply. VDD must be bypassed with a minimum of a $1.0 \mu \mathrm{~F}$ low ESR, low ESL capacitor to ground.

REF: $5 \mathrm{~V}, \pm 1.2 \%$ voltage reference. The reference supplies power to internal circuitry, and can also supply up to 5 mA to external loads. The reference is shut down during undervoltage lock-out but is operational during all other disable modes. For best performance, bypass with a $0.1 \mu \mathrm{~F}$ low ESR, low ESL capacitor to ground

## BLOCK DIAGRAM



## CIRCUIT DESCRIPTION



Figure 1. Oscillator block diagram.


Figure 2. Adaptive delay set block diagram.

## CIRCUIT DESCRIPTION (cont.)



Figure 3. Delay block diagram (one delay block per output).

## APPLICATION INFORMATION



Figure 4. UCC3895 timing diagram (no output delay shown).

## TYPICAL CHARACTERISTIC



Figure 5. Delay programming: characterizes the output delay between $A / B, C / D$.


Figure 6. EAOUT to RAMP offset over temperature.


Figure 7. Error amplifier gain/phase margin.


Figure 8. Frequency vs. RT/CT (oscillator frequency).


Figure 9. Idd vs. Vdd / oscillator frequency (no output loading).


Figure 10. Idd vs. Vdd / oscillator frequency (with 0.1nf output loads).

