
SLVS203D - JUNE 1999 - REVISED APRIL 2000

- 100-mA Low-Dropout Regulator
- Available in 1.2-V, 1.5-V, 1.8-V, 2.5-V, 2.7-V,
 2.8-V, 3.0-V, 3.3-V, and 5-V Fixed-Output and Adjustable Versions
- Only 17 μA Quiescent Current at 100 mA
- 1 μA Quiescent Current in Standby Mode
- Dropout Voltage Typically 71 mV at 100mA
- Over Current Limitation
- -40°C to 125°C Operating Junction Temperature Range
- 5-Pin SOT-23 (DBV) Package


description

The TPS769xx family of low-dropout (LDO) voltage regulators offers the benefits of low dropout voltage, ultralow-power operation, and miniaturized packaging. These regulators feature low dropout voltages and ultralow quiescent current compared to conventional LDO regulators. Offered in a 5-terminal small outline integrated-circuit SOT-23 package, the TPS769xx series devices are ideal for micropower operations and where board space is at a premium.

A combination of new circuit design and process innovation has enabled the usual PNP pass transistor to be replaced by a PMOS pass element. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low, typically 71 mV at 100 mA of



TPS76933 GROUND CURRENT vs FREE-AIR TEMPERATURE



load current (TPS76950), and is directly proportional to the load current. Since the PMOS pass element is a voltage-driven device, the quiescent current is ultralow (28 μ A maximum) and is stable over the entire range of output load current (0 mA to 100 mA). Intended for use in portable systems such as laptops and cellular phones, the ultralow-dropout voltage feature and ultralow-power operation result in a significant increase in system battery operating life.

The TPS769xx also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to 1 μ A typical at T_J = 25°C. The TPS769xx is offered in 1.2-V, 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5-V fixed-voltage versions and in a variable version (programmable over the range of 1.2 V to 5.5 V).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS203D - JUNE 1999 - REVISED APRIL 2000


AVAILABLE OPTIONS

TJ	VOLTAGE	PACKAGE	PART N	UMBER	SYMBOL
	Variable 1.2V to 5.5V		TPS76901DBVT†	TPS76901DBVR‡	PCFI
	1.2 V		TPS76912DBVT [†]	TPS76912DBVR‡	PCGI
	1.5 V		TPS76915DBVT [†]	TPS76915DBVR [‡]	PCHI
	1.8 V		TPS76918DBVT [†]	TPS76918DBVR [‡]	PCII
-40°C to 125°C	2.5 V	SOT-23 (DBV)	TPS76925DBVT [†]	TPS76925DBVR [‡]	PCJI
	2.7 V		TPS76927DBVT†	TPS76927DBVR‡	PCKI
	2.8 V 3.0 V 3.3 V		TPS76928DBVT†	TPS76928DBVR‡	PCLI
			TPS76930DBVT†	TPS76930DBVR‡	PCMI
			TPS76933DBVT [†]	TPS76933DBVR‡	PCNI
	5.0 V		TPS76950DBVT†	TPS76950DBVR‡	PCOI


[†] The DBVT indicates tape and reel of 250 parts.

functional block diagram

TPS76901



TPS76912/15/18/25/27/28/30/33/50



[‡] The DBVR indicates tape and reel of 3000 parts.

Terminal Functions

TERMIN	AL	1/0	DECORIDATION		
NAME	NO.	1/0	DESCRIPTION		
GND	2		Ground		
EN	3	I	Enable input		
FB	4	I	edback voltage (TPS76901 only)		
IN	1	I	Input supply voltage		
NC	4		No connection (Fixed options only)		
OUT	5	0	Regulated output voltage		

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range (see Note 1)	0.3 V to 13.5 V
Voltage range at EN	
Voltage on OUT, FB	
Peak output current	Internally limited
ESD rating, HBM	
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 150°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

	PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Recommended	DBV	350 mW	3.5 mW/°C	192 mW	140 mW
Absolute Maximum	DBV	437 mW	3.5 mW/°C	280 mW	227 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Input voltage, V _I (see Note 2)	2.7		10	V
Output voltage range, VO	1.2		5.5	V
Continuous output current, IO (see Note 3)	0		100	mA
Operating junction temperature, TJ	-40		125	°C

- NOTES: 2. To calculate the minimum input voltage for your maximum output current, use the following formula: $V_I(min) = V_O(max) + V_{DO} (max load)$
 - 3. Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



SLVS203D - JUNE 1999 - REVISED APRIL 2000

electrical characteristics over recommended operating free-air temperature range, V_I = V_{O(typ)} + 1 V, I_O = 100 mA, EN = 0 V, C_O = 4.7 μ F (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	TPS76901	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T _J = 25°C		٧o		
	17576901	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.97V _O		1.03V _O	
	TPS76912	T _J = 25°C,	2.7 V < V _{IN} < 10 V		1.224		
	117576912	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	2.7 V < V _{IN} < 10 V	1.187		1.261	
	TPS76915	T _J = 25°C,	2.7 V < V _{IN} < 10 V		1.5		
	17576915	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	2.7 V < V _{IN} < 10 V	1.455		1.545	
	TPS76918	T _J = 25°C,	$2.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		1.8		
	11-370916	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	$2.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	1.746		1.854	
	TPS76925	T _J = 25°C,	3.5 V < V _{IN} < 10 V		2.5		
Output voltage (10 μA to 100 mA	11-370923	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	3.5 V < V _{IN} < 10 V	2.425		2.575	V
load) (see Note 4)	TPS76927	T _J = 25°C,	$3.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		2.7		V
	11 370927	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	$3.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.619		2.781	
	TPS76928	T _J = 25°C,	3.8 V < V _{IN} < 10 V		2.8		
	11 370920	$T_J = -40^{\circ}C$ to 125°C,	3.8 V < V _{IN} < 10 V	2.716		2.884	
	TPS76930	T _J = 25°C,	4.0 V < V _{IN} < 10 V		3.0		
		$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	4.0 V < V _{IN} < 10 V	2.910		3.090	
	TPS76933	T _J = 25°C,	4.3 V < V _{IN} < 10 V		3.3		
		$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	4.3 V < V _{IN} < 10 V	3.201		3.399	
	TPS76950	T _J = 25°C,	$6.0 \text{ V} < \text{V}_{IN} < 10 \text{ V}$		5.0		
	11-370950	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	6.0 V < V _{IN} < 10 V	4.850		5.150	
Quiescent current (GND current)		EN = 0V, T _J = 25°C	0 mA < I _O < 100 mA,		17		μΑ
(See Note 4 and Note 5)		$\overline{EN} = 0V,$ T _J = -40°C to 125°C	$I_{O} = 100 \text{ mA},$			28	μΑ
Load regulation		EN = 0V, T _J = 25°C	$I_O = 0$ to 100 mA,		12		mV
Output voltage line regulation (ΔV _O /V _O) (See Note 5)		$V_O + 1 V < V_I \le 10 V$, See Note 4	T _J = 25°C,		0.04		9/ //
		$V_O + 1 V < V_I \le 10 V$, $T_J = -40^{\circ}C$ to 125°C,	See Note 4			0.1	%/V
Output noise voltage		BW = 300 Hz to 50 kH C_O = 10 μ F,	z, T _J = 25°C		190		μVrms
Output current limit		$V_{O} = 0 V$	See Note 4		350	750	mA
Chan dhu ausrant		EN = V _I ,	2.7 < V _I < 10 V		1		μА
Standby current		T _J = -40°C to 125°C				2	μΑ

NOTES: 4. Minimum IN operating voltage is 2.7 V or V_{O(typ)} + 1 V, whichever is greater. Maximum IN voltage 10 V, minimum output current 10 μA, maximum output current 100 mA.

5. If $V_0 \le 1.8 \text{ V}$ then $V_{imin} = 2.7 \text{ V}$, $V_{imax} = 10 \text{ V}$:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{imax} - 2.7 \text{ V})}{100} \times 1000$$

If $V_O \ge 2.5 \text{ V}$ then $V_{imin} = V_O + 1 \text{ V}$, $V_{imax} = 10 \text{ V}$:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{imax} - (V_O + 1 V))}{100} \times 1000$$



SLVS203D – JUNE 1999 – REVISED APRIL 2000

electrical characteristics over recommended operating free-air temperature range, V_I = V_{O(typ)} + 1 V, I_O = 100 mA, EN = 0 V, C_O = 4.7 μ F (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
FB input current		FB = 1.224 V (TPS76901)		-1		1	μΑ
High level enable input voltage		2.7 V < V _I < 10 V		1.7			V
Low level enable input voltage		2.7 V < V _I < 10 V				0.9	V
Power supply ripple rejection		f = 1 kHz, T _J = 25°C,	C _O = 10 μF, See Note 4		60		dB
Innut ourset (FNI)		EN = 0 V		-1	0	1	μΑ
Input current (EN)		EN = V _I		-1		1	μΑ
		I _O = 50 mA,	T _J = 25°C		60		
	TPS76928	I _O = 50 mA,	T _J = -40°C to 125°C			125	
	17576926	I _O = 100 mA,	T _J = 25°C		122		
		I _O = 100 mA,	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			245	
		I _O = 50 mA,	T _J = 25°C		57		
	TPS76930	$I_O = 50 \text{ mA},$	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			115	
	17576930	I _O = 100 mA,	T _J = 25°C		115		
Dropout voltage (See Note 6)		I _O = 100 mA,	T _J = -40°C to 125°C			230	mV
Diopout voltage (See Note 6)		$I_O = 50 \text{ mA},$	T _J = 25°C		48		IIIV
	TPS76933	I _O = 50 mA,	T _J = -40°C to 125°C			100	
	11-370933	I _O = 100 mA,	T _J = 25°C		98		
		I _O = 100 mA,	T _J = -40°C to 125°C			200	
		$I_O = 50 \text{ mA},$	T _J = 25°C		35		
	TPS76950	I _O = 50 mA,	T _J = -40°C to 125°C			85	
	115370950	I _O = 100 mA,	T _J = 25°C		71		
		$I_{O} = 100 \text{ mA},$	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			170	

NOTES: 4. Minimum IN operating voltage is 2.7 V or V_{O(typ)} + 1 V, whichever is greater. Maximum IN voltage 10 V, minimum output current 10 μA, maximum output current 100 mA.

 IN voltage equals V_O(Typ) – 100mV; TPS76901 output voltage set to 3.3V nominal with external resistor divider. TPS76912, TPS76915, TPS76918, TPS76925, and TPS76927 dropout voltage limited by input voltage range limitations.

TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
\/-	Output voltage	vs Output current	1, 2, 3
VO	Output voltage	vs Free-air temperature	4, 5, 6
	Ground current	vs Free-air temperature	7
	Output spectral noise density	vs Frequency	8
Z _O	Output impedance	vs Frequency	9
V_{DO}	Dropout voltage	vs Free-air temperature	10
	Ripple rejection	vs Frequency	11
	LDO startup time		12
	Line transient response		13, 15
	Load transient response		14, 16
	For the cleant position and interest (FCD)	vs Output current	17, 19
	Equivalent series resistance (ESR)	vs Added ceramic capacitance	18, 20





SLVS203D - JUNE 1999 - REVISED APRIL 2000

TYPICAL CHARACTERISTICS













TYPICAL CHARACTERISTICS







TPS76933







TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS

TPS76933 TYPICAL REGIONS OF STABILITY **EQUIVALENT SERIES RESISTANCE (ESR)**† VS



TPS76933 TYPICAL REGIONS OF STABILITY **EQUIVALENT SERIES RESISTANCE (ESR)**†



TPS76933 TYPICAL REGIONS OF STABILITY **EQUIVALENT SERIES RESISTANCE (ESR)**




Figure 18

TPS76933 TYPICAL REGIONS OF STABILITY **EQUIVALENT SERIES RESISTANCE (ESR)**

ADDED CERAMIC CAPACITANCE




Figure 20

APPLICATION INFORMATION

The TPS769xx family of low-dropout (LDO) regulators have been optimized for use in battery-operated equipment. They feature extremely low dropout voltages, low quiescent current (17 μ A nominally), and enable inputs to reduce supply currents to 1 μ A when the regulators are turned off.


device operation

The TPS769xx uses a PMOS pass element to dramatically reduce both dropout voltage and supply current over more conventional PNP-pass-element LDO designs. The PMOS pass element is a voltage-controlled device and, unlike a PNP transistor, it does not require increased drive current as output current increases. Supply current in the TPS769xx is essentially constant from no load to maximum load.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 350 mA; further load reduces the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above approximately 165°C. Recovery is automatic when the junction temperature drops approximately 25°C below the high temperature trip point. The PMOS pass element includes a back gate diode that conducts reverse current when the input voltage level drops below the output voltage level.

A voltage of 1.7 V or greater on the \overline{EN} input will disable the TPS769xx internal circuitry, reducing the supply current to 1 μ A. A voltage of less than 0.9 V on the \overline{EN} input will enable the TPS769xx and will enable normal operation to resume. The \overline{EN} input does not include any deliberate hysteresis, and it exhibits an actual switching threshold of approximately 1.5 V.

A typical application circuit is shown in Figure 21.



† TPS76912, TPS76915, TPS76918, TPS76925, TPS76927, TPS76928, TPS76930, TPS76933, TPS76950 (fixed-voltage options).

Figure 21. Typical Application Circuit



SLVS203D - JUNE 1999 - REVISED APRIL 2000

APPLICATION INFORMATION

external capacitor requirements

Although not required, a $0.047 - \mu F$ or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS769xx, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS769xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7 μF . The ESR (equivalent series resistance) of the capacitor should be between 0.2 Ω and 10 Ω . to ensure stability. Capacitor values larger than 4.7 μF are acceptable, and allow the use of smaller ESR values. Capacitances less than 4.7 μF are not recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7 μF surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above. Multilayer ceramic capacitors may have very small equivalent series resistances and may thus require the addition of a low value series resistor to ensure stability.

CAPACITOR SELECTION

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
T494B475K016AS	KEMET	4.7 μF	$1.5~\Omega$	$1.9 \times 3.5 \times 2.8$
195D106x0016x2T	SPRAGUE	10 μF	$1.5~\Omega$	$1.3\times7.0\times2.7$
695D106x003562T	SPRAGUE	10 μF	$1.3~\Omega$	$2.5\times7.6\times2.5$
TPSC475K035R0600	AVX	4.7 μF	$0.6~\Omega$	$2.6 \times 6.0 \times 3.2$

[†] Size is in mm. ESR is maximum resistance in Ohms at 100 kHz and T_A = 25°C. Contact manufacturer for minimum ESR values.



APPLICATION INFORMATION

output voltage programming

The output voltage of the TPS76901 adjustable regulator is programmed using an external resistor divider as shown in Figure 22. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.224 \text{ V typ (the internal reference voltage)}$

Resistors R1 and R2 should be chosen for approximately 7- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k Ω to set the divider current at 7 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$

OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	DIVIDER RESISTANCE $(k\Omega)^{\ddagger}$		
(V)	R1	R2	
2.5	174	169	
3.3	287	169	
3.6	324	169	
4.0	383	169	
5.0	523	169	

[‡] 1% values shown.




Figure 22. TPS76901 Adjustable LDO Regulator Programming

SLVS203D - JUNE 1999 - REVISED APRIL 2000

APPLICATION INFORMATION

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of $125^{\circ}C$; the maximum junction temperature should be restricted to $125^{\circ}C$ under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

Where:

T_Jmax is the maximum allowable junction temperature

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 285°C/W for the 5-terminal SOT23

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

regulator protection

The TPS769xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS769xx features internal current limiting and thermal protection. During normal operation, the TPS769xx limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.




SLVS203D – JUNE 1999 – REVISED APRIL 2000

MECHANICAL DATA

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions include mold flash or protrusion.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated