
- Available in 5-V, 4.85-V, 3.3-V, 3.0-V, 2.75-V<sup>§</sup>, and 2.5-V Fixed-Output and Adjustable Versions
- Dropout Voltage <85 mV Max at I<sub>O</sub> = 100 mA (TPS7250)
- Low Quiescent Current, Independent of Load, 180 μA Typ
- 8-Pin SOIC and 8-Pin TSSOP Package
- Output Regulated to ±2% Over Full Operating Range for Fixed-Output Versions
- Extremely Low Sleep-State Current, 0.5 μA Max
- Power-Good (PG) Status Output

#### description

The TPS72xx family of low-dropout (LDO) voltage regulators offers the benefits of low-dropout voltage, micropower operation, and miniaturized packaging. These regulators feature extremely low dropout voltages and quiescent currents compared to conventional LDO regulators. Offered in small-outline integrated-circuit (SOIC) packages and 8-terminal thin shrink small-outline (TSSOP), the TPS72xx series devices are ideal for cost-sensitive designs and for designs where board space is at a premium.

A combination of new circuit design and process innovation has enabled the usual pnp pass transistor to be replaced by a PMOS device. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low – maximum of 85 mV at 100 mA of load current (TPS7250) – and is directly proportional to the load current (see Figure 1). Since the PMOS pass



<sup>†</sup>SENSE – Fixed voltage options only (TPS7225, TPS7228<sup>§</sup>, TPS7230, TPS7233, TPS7248, and TPS7250)

<sup>‡</sup>FB – Adjustable version only (TPS7201)




Figure 1. Typical Dropout Voltage Versus Output Current

element is a voltage-driven device, the quiescent current is very low ( $300 \mu A$  maximum) and is stable over the entire range of output load current (0 mA to 250 mA). Intended for use in portable systems such as laptops and cellular phones, the low-dropout voltage and micropower operation result in a significant increase in system battery operating life.

The TPS72xx also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to  $0.5 \,\mu$ A maximum at T<sub>J</sub> = 25°C. Other features include a power-good function that reports low output voltage and may be used to implement a power-on reset or a low-battery indicator.

The TPS72xx is offered in 2.5-V, 2.75-V<sup>§</sup>, 3-V, 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version).

§ This device is in the product preview stage of development. Please contact the local TI sales office for availability.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.



Copyright © 1998, Texas Instruments Incorporated

**AVAILABLE OPTIONS OUTPUT VOLTAGE** PACKAGED DEVICES (V) **CHIP FORM** Тj (Y) SMALL OUTLINE PDIP TSSOP MIN TYP MAX (D) (P) (PW) 4.9 5 5.1 TPS7250QD TPS7250QP TPS7250QPWR TPS7250Y 4.75 4.85 4.95 TPS7248QD TPS7248QP TPS7248QPWR **TPS7248Y** 3.23 3.3 3.37 TPS7233QD TPS7233QP TPS7233QPWR **TPS7233Y** TPS7230QD TPS7230QP TPS7230Y 2.94 3 3.06 TPS7230QPWR -55°C to 150°C 2.69 2.75 2.81 TPS7228QD<sup>†</sup> TPS7228QP<sup>†</sup> TPS7228QPWR<sup>†</sup> TPS7228Y<sup>†</sup> TPS7225QD TPS7225QP TPS7225QPWR TPS7225Y 2.45 2.5 2.55 Adjustable TPS7201QD TPS7201QP TPS7201QPWR TPS7201Y 1.2 V to 9.75 V

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS7250QDR). The PW package is only available left-end taped and reeled. The TPS7201Q is programmable using an external resistor divider (see application information). The chip form is tested at 25°C.



NOTE A: Capacitor selection is nontrivial. See application information section for details.


#### Figure 2. Typical Application Configuration


<sup>†</sup> This device is in the product preview stage of development. Please contact the local TI sales office for availability.



#### **TPS72xx** chip information

These chips, when properly assembled, display characteristics similar to the TPS72xxQ. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





#### **RESISTOR DIVIDER OPTIONS**

DEVICE	R1	R2	UNIT
TPS7201	0	8	Ω
TPS7225	257	233	kΩ
TPS7228 <sup>#</sup>	306	233	kΩ
TPS7230	357	233	kΩ
TPS7233	420	233	kΩ
TPS7248	726	233	kΩ
TPS7250	756	233	kΩ

NOTE A: Resistors are nominal values only.

COMPONENT CO	JUNT	
MOS transistors	108	
Bilpolar transistors	41	
Diodes	4	
Capacitors	15	
Resistors	75	

§ Switch positions are shown with EN low (active).

¶ For most applications, SENSE should be externally connected to OUT as close as possible to the device.

For other implementations, refer to the SENSE-pin connection discussion in application information section.

<sup>#</sup>This device is in the product preview stage of development. Please contact the local TI sales office for availability.



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range <sup>‡</sup> , V <sub>I</sub> , PG, SENSE, EN	–0.3 V to 11 V
Output current, I <sub>O</sub>	1.5 A
Continuous total power dissipation	See Dissipation Rating Tables 1 and 2
Operating virtual junction temperature range, T <sub>J</sub>	–55°C to 150°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltage values are with respect to network ground terminal.

#### DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURE (see Note 1 and Figure 3)

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
Р	1175 mW	8.74 mW/°C	782 mW	650 mW	301 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW


#### DISSIPATION RATING TABLE 2 – CASE TEMPERATURE (see Note 1 and Figure 4)

PACKAGE	T <sub>C</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 70°C POWER RATING	T <sub>C</sub> = 85°C POWER RATING	T <sub>C</sub> = 125°C POWER RATING
D	2063 mW	16.5 mW/°C	1320 mW	1073 mW	413 mW
Р	2738 mW	20.49 mW/°C	1816 mW	1508 mW	689 mW
PW	2900 mW	23.2 mW/°C	1856 mW	1508 mW	580 mW

NOTE 1: Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum of 150°C. For guidelines on maintaining junction temperature within the recommended operating range, see application information section.

#### MAXIMUM CONTINUOUS DISSIPATION VS

#### MAXIMUM CONTINUOUS DISSIPATION





#### recommended operating conditions

		MIN	MAX	UNIT
	TPS7201Q	3	10	
	TPS7225Q	3.65	10	
	TPS7228Q <sup>‡</sup>	TBD	10	
Input voltage, VI <sup>†</sup>	TPS7230Q	3.96	10	V
	TPS7233Q	3.98	10	
	TPS7248Q	5.24	10	
	TPS7250Q	5.41	10	
High-level input voltage at EN, VIH		2		V
Low-level input voltage at EN, VIL			0.5	V
Output current, IO		0	250	mA
Operating virtual junction temperature, $T_J$		-40	125	°C

† Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for the maximum load current used in a given application, use the following equation:

 $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ 

Because the TPS7201 is programmable,  $r_{DS(on)}$  should be used to calculate  $V_{DO}$  before applying the above equation. The equation for calculating  $V_{DO}$  from  $r_{DS(on)}$  is given in Note 3 under the TPS7201 electrical characteristics table. The minimum value of 3 V is the absolute lower limit for the recommended input-voltage range for the TPS7201.

<sup>‡</sup>This device is in the product preview stage of development. Please contact the local TI sales office for availability.



electrical characteristics, I<sub>O</sub> = 10 mA,  $\overline{EN}$  = 0 V, C<sub>O</sub> = 4.7  $\mu$ F (CSR<sup>†</sup> = 1  $\Omega$ ), SENSE/FB shorted to OUT (unless otherwise noted)

DAD AMETED	TEAT CON		-	TPS72xxQ			
PARAMETER	TEST CONDITIONS <sup>‡</sup>		TJ	MIN	TYP	MAX	UNIT
Cround current (active mode)	$\overline{\text{EN}} \le 0.5 \text{ V},$	VI = VO + 1 V,	25°C		180	225	
Ground current (active mode)	$0 \text{ mA} \le I_O \le 250 \text{ mA}$		-40°C to 125°C			325	μA
Input current (standby mode)		21/21/2401/	25°C			0.5	μA
input current (standby mode)	$\overline{EN} = V_{I},$	$3 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$	-40°C to 125°C			1	μΑ
Output current limit threshold	$V_{O} = 0 V$	V <sub>I</sub> = 10 V	25°C		0.6	1	A
	vO = 0 v	0=0 0 0 0 -				1.5	~
Pass-element leakage current in		2 V < V < 10 V	25°C			0.5	
standby mode	$\overline{EN} = V_{I},$	$3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	-40°C to 125°C			1	μA
	V <sub>PG</sub> = 10 V,	Normal operation	25°C			0.5	μA
PG leakage current	vpG = 10 v, Normal operation		-40°C to 125°C			0.5	μΑ
Output voltage temperature coefficient			-40°C to 125°C		31	75	ppm/°C
Thermal shutdown junction temperature					165		°C
<b>EN</b> lesis bisk (standby mode)	$3 \text{ V} \leq \text{V}_I \leq 6 \text{ V}$		-40°C to 125°C	2			v
EN logic high (standby mode)	$6 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$		-40 C to 125 C	2.7			Ň
	$3 V \le V_1 \le 10 V$		25°C			0.5	v
EN logic low (active mode)	$3 \vee \leq \vee   \leq 10 \vee$		-40°C to 125°C			0.5	v
EN hysteresis voltage			25°C		50		mV
			25°C	-0.5		0.5	
EN input current	$0 V \le V_I \le 10 V$		-40°C to 125°C	-0.5		0.5	μA
Minimum V. for active page element			25°C		1.9	2.5	v
Minimum V <sub>I</sub> for active pass element			-40°C to 125°C			2.5	v
	1 200 ··· A		25°C		1.1	1.5	V
Minimum VI for valid PG	I <sub>PG</sub> = 300 μA		-40°C to 125°C			1.9	V

<sup>†</sup> CSR(compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



### TPS7201Q electrical characteristics, $I_0 = 10 \text{ mA}$ , $V_I = 3.5 \text{ V}$ , $\overline{EN} = 0 \text{ V}$ , $C_0 = 4.7 \mu \text{F}$ (CSR<sup>†</sup> = 1 $\Omega$ ), FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEST CONDITIONS <sup>‡</sup>		T	TPS7201Q				
PARAMETER	IEST CO	NDITIONS+	Тј	MIN	TYP	MAX	UNIT	
Reference voltage (measured	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA	25°C		1.188		V	
at FB with OUT connected to FB)	$3 V \le V_I \le 10 V$ , See Note 2	5 mA $\leq$ I <sub>O</sub> $\leq$ 250 mA,	-40°C to 125°C	1.152		1.224	V	
Reference voltage temperature coefficient			-40°C to 125°C		31	75	ppm/°C	
	V <sub>I</sub> = 2.4 V,§	50 $\mu$ A $\leq$ I <sub>O</sub> $\leq$ 100 mA	25°C		2.1			
	V <sub>I</sub> = 2.4 V,§	$100 \text{ mA} \le I_O \le 200 \text{ mA}$	25°C		2.9			
Pass-element series	$\lambda = 2.0 \lambda$	$50 \ \mu A \le I_{O} \le 250 \ mA$	25°C		1.6	2.7	Ω	
resistance (see Note 3)	V <sub>I</sub> = 2.9 V,	$50 \ \mu\text{A} \le 10 \le 250 \ \text{IIA}$	-40°C to 125°C			4.5	52	
	V <sub>I</sub> = 3.9 V,	$50 \ \mu A \leq I_{O} \leq 250 \ mA$	25°C		1			
	V <sub>I</sub> = 5.9 V,	$50 \ \mu A \leq I_{O} \leq 250 \ mA$	25°C		0.8			
Input regulation	V <sub>I</sub> = 3 V to 10 V,	50 $\mu$ A $\leq$ IO $\leq$ 250 mA,	25°C			23	mV	
Inputregulation	See Note 2		-40°C to 125°C			36	IIIV	
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$ See Note 2 $I_{O} = 50  \mu\text{A to } 250 \text{ mA},$ See Note 2		25°C		15	25	mV	
Output regulation			-40°C to 125°C			36		
Oulput legulation			25°C		17	27		
			-40°C to 125°C			43		
		$I_{O} = 50 \ \mu A$ $I_{O} = 250 \ m A,$	25°C	49	60			
Ripple rejection	f = 120 Hz		-40°C to 125°C	32			dB	
	1 - 120112		25°C	45	50			
		See Note 2	-40°C to 125°C	30				
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz	
		C <sub>O</sub> = 4.7 μF	25°C		235			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		190		μVrms	
		C <sub>O</sub> = 100 μF	25°C		125			
PG trip-threshold voltage <sup>¶</sup>	V <sub>FB</sub> voltage decreasing	g from above V <sub>PG</sub>	-40°C to 125°C		0.95× V <sub>FB(nom)</sub>		V	
PG hysteresis voltage¶	Measured at V <sub>FB</sub>		25°C		12		mV	
	400 1	N 0.40 M	25°C		0.1	0.4		
PG output low voltage¶	I <sub>PG</sub> = 400 μA,	V <sub>I</sub> = 2.13 V	-40°C to 125°C			0.4	V	
			25°C	-10	0.1	10	~ ^	
FB input current			-40°C to 125°C	-20		20	nA	

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ This voltage is not recommended.

 $\P$  Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 2. When  $V_I < 2.9$  V and  $I_O > 100$  mA simultaneously, pass element  $r_{DS(OR)}$  increases (see Figure 10) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

3. To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

 $r_{DS(on)}$  is a function of both output current and input voltage. The parametric table lists  $r_{DS(on)}$  for V<sub>I</sub> = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figures 10 and 11.



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

# TPS7225Q electrical characteristics, I<sub>O</sub> = 10 mA, V<sub>I</sub> = 3.5 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 µF (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

DADAMETED	TEST CONDITIONS <sup>‡</sup>		-	TPS7225Q			UNIT
PARAMETER	TEST CON	IDITIONS+	Тј	MIN	ТҮР	MAX	UNIT
Outent welter as	V <sub>I</sub> = 3.5 V,	l <sub>O</sub> = 10 mA	25°C		2.5		
Output voltage	$3.5 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	2.45		2.55	V
Description	10 250 mA	\/· 0.07.\/	25°C		560	850	mV
Dropout voltage	I <sub>O</sub> = 250 mA,	V <sub>I</sub> = 2.97 V	$-40^{\circ}$ C to $125^{\circ}$ C			1.1	V
Pass-element series resistance	(2.97 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 2.97 V,	25°C		2.24	3.4	Ω
Fass-element series resistance	IO = 250 mA		$-40^{\circ}$ C to $125^{\circ}$ C			3.84	52
Input regulation	V <sub>I</sub> = 3.5 V to 10 V,	50 μA ≤ I⊖ ≤ 250 mA	25°C		9	27	mV
Input regulation	$v_{\parallel} = 5.5 v t0 10 v,$	50 μA ≤ 10 ≤ 250 IIIA	$-40^{\circ}$ C to $125^{\circ}$ C			33	IIIV
Output regulation	$l_{0} = 5 \text{ m} \Lambda \text{ to } 250 \text{ m} \Lambda$	$3.5~V \le V_I \le 10~V$	25°C		28	36	mV
	10 = 3 mA to 230 mA,		$-40^{\circ}$ C to $125^{\circ}$ C			60	
	$I_{O} = 50 \ \mu A \text{ to } 250 \ \text{mA},  3.5 \ \text{V} \leq \text{V}_{I} \leq 10$	251/21/12101/	25°C		24	41	IIIV
		$5.5 V \leq V \leq 10 V$	$-40^{\circ}$ C to $125^{\circ}$ C			73	
	f = 120 Hz	$I_{O} = 50 \mu A$ $I_{O} = 250 m A$	25°C	47	58		dB
Ripple rejection			$-40^{\circ}$ C to $125^{\circ}$ C	45			
	1 = 120112		25°C	40	46		
		10 = 230 MA	$-40^{\circ}$ C to $125^{\circ}$ C	38			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		248		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		200		μVrms
	001(1 = 1 22	C <sub>O</sub> = 100 μF	25°C		130		
PG trip-threshold voltage	VO voltage decreasing	from above VPG	-40°C to 125°C		0.95× V <sub>O(nom)</sub>		V
PG hysteresis voltage			25°C		50		mV
			25°C		0.3	0.44	
PG output low voltage	$I_{PG} = 1.2 \text{ mA}, \qquad V_{I} = 2.13 \text{ V}$		-40°C to 125°C			0.5	V

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7228Q electrical characteristics, I<sub>O</sub> = 10 mA, V<sub>I</sub> = 3.75 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON		т.	Т	PS7228Q		UNIT	
PARAMETER	TEST CON	IDITION5+	Тј	MIN	ТҮР	MAX		
	V <sub>I</sub> = 3.75 V,	l <sub>O</sub> = 10 mA	25°C		2.75		V	
Output voltage	$3.75 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le I_{O} \le 250 \text{ mA}$	-40°C to 125°C	2.69		2.81	v	
	1- 10 m 1	Nr. 0.00.)/	25°C		TBD			
	I <sub>O</sub> = 10 mA,	Vj = 2.69 V	-40°C to 125°C			TBD		
Dranautualtana	$I_{O} = 100 \text{ mA},$	V <sub>I</sub> = 2.69 V	25°C		TBD		mV	
Dropout voltage	IO = 100  IIIA,	v] = 2.09 v	-40°C to 125°C			TBD	IIIV	
	$I_{O} = 250 \text{ mA},$	VI = 2.69 V	25°C		TBD			
	10 = 250  mA,	V = 2.09 V	-40°C to 125°C			TBD		
Rosa alamant parias registeres	(2.69 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 2.69 V,	25°C		TBD		Ω	
Pass-element series resistance	I <sub>O</sub> = 250 mA		-40°C to 125°C			TBD	52	
Input regulation	V <sub>I</sub> = 3.75 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$	25°C		TBD		mV	
	$v_{\rm I} = 3.75 v 10 10 v,$		-40°C to 125°C			TBD	mv	
		$3.75 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$	25°C		TBD			
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$		-40°C to 125°C			TBD	m\/	
Output regulation		$3.75 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		TBD		mV	
	$I_{O} = 50 \ \mu A \text{ to } 250 \ m A,$		-40°C to 125°C			TBD		
		10 E0 #A	25°C		TBD			
Dinale rejection	6 400 11-	I <sub>O</sub> = 50 μA	-40°C to 125°C		TBD		dB	
Ripple rejection	f = 120 Hz	La 050 m A	25°C		TBD		aв	
		I <sub>O</sub> = 250 mA	-40°C to 125°C		TBD			
Output noise spectral density	f = 120 Hz		25°C		TBD		μV/√Hz	
		C <sub>O</sub> = 4.7 μF	25°C		TBD			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		TBD		μVrms	
	0000 = 1 32	C <sub>O</sub> = 100 μF	25°C		TBD			
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	÷	-40°C to 125°C		TBD		V	
PG hysteresis voltage			25°C		TBD		mV	
			25°C			TBD		
PG output low voltage	I <sub>PG</sub> = 1.2 mA,	V <sub>I</sub> = 2.34 V	-40°C to 125°C			TBD	V	

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

# TPS7230Q electrical characteristics, I<sub>O</sub> = 10 mA, V<sub>I</sub> = 4 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 µF (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

DADAMETED	TEOT OON	TEST CONDITIONS <sup>‡</sup>		TPS7230Q			
PARAMETER	TEST CON	IDITIONS+	Тј	MIN	TYP	MAX	UNIT
Output up to an	V <sub>I</sub> = 4 V,	I <sub>O</sub> = 10 mA	25°C		3		V
Output voltage	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le I_{O} \le 250 \text{ mA}$	-40°C to 125°C	2.94		3.06	V
	I <sub>O</sub> = 100 mA,	V <sub>1</sub> = 2.97 V	25°C		145	185	
Dreneutueltere	IO = 100  mA,	V] = 2.97 V	$-40^{\circ}$ C to $125^{\circ}$ C			270	mV
Dropout voltage	I <sub>O</sub> = 250 mA,	V <sub>1</sub> = 2.97 V	25°C		390	502	mv
	10 = 250  mA,	v] = 2.97 v	$-40^{\circ}$ C to $125^{\circ}$ C			900	
Pass-element series resistance	(2.97 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 2.97 V,	25°C		1.56	2.01	Ω
Fass-element series resistance	I <sub>O</sub> = 250 mA		$-40^{\circ}$ C to $125^{\circ}$ C			3.6	52
Input regulation	$V_{I} = 4 V \text{ to } 10 V,$	$50 \ \mu A \le I_O \le 250 \ mA$	25°C		9	27	mV
Input regulation	$v_{1} = 4 v to 10 v,$	50 μA ≤ 10 ≤ 250 IIIA	$-40^{\circ}$ C to $125^{\circ}$ C			33	IIIV
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		34	45	mV
Output regulation			$-40^{\circ}$ C to $125^{\circ}$ C			74	
Oulput regulation	$I_{O}$ = 50 $\mu$ A to 250 mA,	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		42	60	
			$-40^{\circ}$ C to $125^{\circ}$ C			98	
		$I_{O} = 50 \mu A$	25°C	45	56		
Ripple rejection	f = 120 Hz		$-40^{\circ}$ C to $125^{\circ}$ C	44			dB
	1 = 120 112		25°C	40	45		uВ
		I <sub>O</sub> = 250 mA	$-40^{\circ}$ C to $125^{\circ}$ C	38			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		256		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		206		μVrms
	001(1 = 1 52	C <sub>O</sub> = 100 μF	25°C		132		
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C	,	0.95 × VO(nom)		V
PG hysteresis voltage			25°C		50		mV
			25°C		0.25	0.44	
PG output low voltage	IPG = 1.2 mA,	Vj = 2.55 V	-40°C to 125°C		3	0.44	V

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7233Q electrical characteristics, I<sub>O</sub> = 10 mA, V<sub>I</sub> = 4.3 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

	TEOT OON	TEST CONDITIONS <sup>‡</sup>		TPS7233Q			UNIT
PARAMETER	TEST CON			MIN	TYP	MAX	UNIT
	V <sub>I</sub> = 4.3 V,	I <sub>O</sub> = 10 mA	25°C		3.3		v
Output voltage	$4.3~V \leq V_I \leq 10~V,$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	3.23		3.37	V
	10 - 10	V <sub>I</sub> = 3.23 V	25°C		14	20	
	I <sub>O</sub> = 10 mA,	V] = 3.23 V	-40°C to 125°C			30	
Dropout voltogo	I <sub>O</sub> = 100 mA,	V <sub>I</sub> = 3.23 V	25°C		140	180	mV
Dropout voltage		v = 3.23 v	-40°C to 125°C			232	
	$l_{0} = 250 \text{ mA}$	V <sub>I</sub> = 3.23 V	25°C		360	460	
	$I_{O} = 250 \text{ mA}, \qquad V_{I} = 3.23$	v = 3.23 v	-40°C to 125°C			610	
Pass-element series resistance	(3.23 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 3.23 V,	25°C		1.5	1.84	Ω
Pass-element series resistance	I <sub>O</sub> = 250 mA		$-40^{\circ}$ C to $125^{\circ}$ C			2.5	52
Input regulation	V <sub>I</sub> = 4.3 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$	25°C		8	25	mV
Input regulation			$-40^{\circ}$ C to $125^{\circ}$ C			33	
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		32	42	mV
Output regulation			-40°C to 125°C			71	
Oulput regulation	10 - 50 + 4 + 0.250 = 0.000	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		41	55	
	$10 = 30 \mu A  10  230  \text{mA},$		-40°C to 125°C			98	
		I <sub>O</sub> = 50 μA	25°C	40	52		
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	-40°C to 125°C	38			dB
	1 = 120112	IO = 250 mA	25°C	35	44		UD
		10 = 250 MA	-40°C to 125°C	33			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		265		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		212		μVrms
	CONT = 1 22	C <sub>O</sub> = 100 μF	25°C		135		
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C		0.95× V <sub>O(nom)</sub>		V
PG hysteresis voltage			25°C		32		mV
	10	N 0.0.V	25°C		0.22	0.4	M
PG output low voltage	IPG = 1.2 mA,	V <sub>I</sub> = 2.8 V	-40°C to 125°C			0.4	V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

# TPS7248Q electrical characteristics, $I_0 = 10$ mA, $V_I = 5.85$ V, $\overline{EN} = 0$ V, $C_0 = 4.7 \ \mu\text{F}$ (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

DADAMETED	TEAT OON	TEST CONDITIONS <sup>‡</sup>		TPS7248Q			
PARAMETER	TEST CON			MIN	TYP MAX		UNIT
Output valtage	V <sub>I</sub> = 5.85 V,	l <sub>O</sub> = 10 mA	25°C		4.85		V
Output voltage	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le \text{I}_{O} \le 250 \text{ mA}$	-40°C to 125°C	4.75		4.95	V
	1- 10-224		25°C		10	19	
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			30	
Dreneutueltere	$l_{2} = 100 \text{ m}$	VI = 4.75 V	25°C		90	100	mV
Dropout voltage	I <sub>O</sub> = 100 mA,	v = 4.75 v	-40°C to 125°C			150	mv
	1a 250 mA	\/. A 7E \/	25°C		216	250	
	I <sub>O</sub> = 250 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			285	
	(4.75 V – V <sub>O</sub> )/I <sub>O</sub> , V	V <sub>I</sub> = 4.75 V,	25°C		0.8	1	Ω
Pass-element series resistance	I <sub>O</sub> = 250 mA	-	-40°C to 125°C			1.4	52
Input regulation	V <sub>I</sub> = 5.85 V to 10 V,	$50 \pm 0 \leq l_{p} \leq 250 = 0$	25°C			34	mV
	$v_{\rm I} = 5.85 v \text{ to } 10 v,$	$50 \ \mu\text{A} \le \text{I}_{O} \le 250 \ \text{mA}$	-40°C to 125°C			50	IIIV
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	5.85 V ≤ V <sub>I</sub> ≤ 10 V	25°C		43	55	mV
		$0.05 \vee \leq 10 \leq 10 \vee$	-40°C to 125°C			95	
Output regulation	$I_{O} = 50 \ \mu A \text{ to } 250 \ m A,$	$5.85~V \le V_I \le 10~V$	25°C		55	75	
			-40°C to 125°C			135	
		I <sub>O</sub> = 50 μA	25°C	42	53		dB
Disale rejection	f = 120 Hz		-40°C to 125°C	36			
Ripple rejection	f = 120 Hz		25°C	36	46		
		I <sub>O</sub> = 250 mA	-40°C to 125°C	34			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√I
		C <sub>O</sub> = 4.7 μF	25°C		370		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		290		μVrm
	00101 = 1 22	C <sub>O</sub> = 100 μF	25°C		168		
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above VPG	-40°C to 125°C	,	0.95 × √O(nom)		V
PG hysteresis voltage			25°C		50		mV
		\/. 440\/	25°C		0.2	0.4	v
PG output low voltage	$I_{PG} = 1.2 \text{ mA}, \qquad V_{I} = 4.12 \text{ V}$		-40°C to 125°C			0.4	V

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7250Q electrical characteristics, I<sub>O</sub> = 10 mA, V<sub>I</sub> = 6 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

DADAMETED	TEST CONDITIONS <sup>‡</sup>		ТЈ	TPS7250Q			
PARAMETER	TEST CON			MIN	TYP	MAX	
Output voltage	V <sub>I</sub> = 6 V,	I <sub>O</sub> = 10 mA	25°C		5		v
Ouput voltage	$6 V \le V_I \le 10 V$ ,	$5 \text{ mA} \le I_{O} \le 250 \text{ mA}$	-40°C to 125°C	4.9		5.1	
	10 - 10	V/- 4 99 V/	25°C		8	12	
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 4.88 V	-40°C to 125°C			30	
Dranaut valtara	$I_{O} = 100 \text{ mA},$	V <sub>I</sub> = 4.88 V	25°C		76	85	mV
Dropout voltage	IO = 100 IIIA,	v  = 4.00 v	$-40^{\circ}$ C to $125^{\circ}$ C			136	
	$I_{O} = 250 \text{ mA},  V_{I} = 4$	V <sub>I</sub> = 4.88 V	25°C		190	206	
	10 = 250 MA,	v = 4.00 v	$-40^{\circ}$ C to $125^{\circ}$ C			312	
Pass-element series resistance	(4.88 V – V <sub>O</sub> )/I <sub>O</sub> , \	V <sub>I</sub> = 4.88 V,	25°C		0.76	0.825	Ω
Fass-element series resistance	I <sub>O</sub> = 250 mA		-40°C to 125°C			1.25	
Input regulation	$V_{I} = 6 V \text{ to } 10 V,$	50 A < la < 250 mA	25°C			28	mV
	$v_{\rm I} = 0 v t0 10 v,$	$50 \ \mu A \le I_O \le 250 \ mA$	-40°C to 125°C			35	
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		46	61	
			$-40^{\circ}$ C to $125^{\circ}$ C			100	mV
Output regulation	$I_{O}$ = 50 µA to 250 mA,	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		59	79	
			$-40^{\circ}$ C to $125^{\circ}$ C			150	
		I <sub>O</sub> = 50 μA	25°C	41	52		dB
Ripple rejection	f = 120 Hz		$-40^{\circ}$ C to $125^{\circ}$ C	37			
	1 = 120112	I <sub>O</sub> = 250 mA	25°C	36	46		
		IO = 250 IIIA	-40°C to 125°C	32			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		390		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		300		μVrms
-		C <sub>O</sub> = 100 μF	25°C		175		1
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C		0.95 × VO(nom)		V
PG hysteresis voltage			25°C		50		mV
			25°C		0.19	0.4	
PG output low voltage	IPG = 1.2 mA,	V <sub>I</sub> = 4.25 V	-40°C to 125°C			0.4	V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

#### electrical characteristics, $I_0$ = 10 mA, $\overline{EN}$ = 0 V, $C_0$ = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J$ = 25°C, SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>‡</sup>	TPS72xxY	UNIT	
	TEST CONDITIONS+	MIN TYP	MAX	UNIT
Ground current (active mode)		180		μΑ
Output current limit threshold	$V_{O} = 0 V$ , $V_{I} = 10 V$	0.6		А
Thermal shutdown junction temperature		165		°C
EN hysteresis voltage		50		mV
Minimum VI for active pass element		1.9		V
Minimum V <sub>I</sub> for valid PG	I <sub>PG</sub> = 300 μA	1.1		V

# electrical characteristics, $I_0 = 10$ mA, $\overline{EN} = 0$ V, $C_0 = 4.7 \ \mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J = 25^{\circ}$ C, FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEAT O		T	PS7201)	'	LINUT
PARAMETER	TEST CO	DNDITIONS <sup>‡</sup>	MIN	TYP	MAX	UNIT
Reference voltage (measured at FB with OUT connected to FB)	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA		1.188		V
	VI = 2.4 V,§	$50 \ \mu A \le I_O \le 100 \ mA$		2.1		
Pass-element series resistance (see Note 3)	V <sub>I</sub> = 2.4 V,§	$100~mA \leq I_{O} \leq 200~mA$		2.9		
	V <sub>I</sub> = 2.9 V,	$50 \ \mu A \leq I_O \leq 250 \ mA$		1.6		Ω
	V <sub>I</sub> = 3.9 V,	$50 \ \mu A \leq I_O \leq 250 \ mA$		1		
	V <sub>I</sub> = 5.9 V,	$50 \ \mu A \le I_O \le 250 \ mA$		0.8		
	$3 V \le V_I \le 10 V$ , See Note 2	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$		15		mV
Output regulation	$3 V \le V_I \le 10 V$ , See Note 2	$I_{O} = 50 \ \mu A$ to 250 mA,	17		IIIV	
	VI: 25V	I <sub>O</sub> = 50 μA		60	60	
Ripple rejection	VI = 3.5 V, f = 120 Hz	I <sub>O</sub> = 250 mA, See Note 2	A, 50			dB
Output noise spectral density	V <sub>I</sub> = 3.5 V,	f = 120 Hz		2		μV/√Hz
	V <sub>I</sub> = 3.5 V,	C <sub>O</sub> = 4.7 μF		235		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C <sub>O</sub> = 10 μF		190		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF		125		1
PG hysteresis voltage¶	V <sub>I</sub> = 3.5 V,	Measured at V <sub>FB</sub>		12		mV
PG output low voltage¶	V <sub>I</sub> = 2.13 V,	I <sub>PG</sub> = 400 μA		0.1		V
FB input current	V <sub>I</sub> = 3.5 V			0.1		nA

† CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ This voltage is not recommended.

 $\P$  Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 2 When VI < 2.9 V and IO > 100 mA simultaneously, pass element rDS(on) increases (see Figure 10) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

3 To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

 $r_{DS(on)}$  is a function of both output current and input voltage. The parametric table lists  $r_{DS(on)}$  for V<sub>I</sub> = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figures 10 and 11.



# electrical characteristics, I<sub>O</sub> = 10 mA, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), T<sub>J</sub> = 25°C, FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEST CO	NDITIONS	TF	PS7225	ſ	UNIT
PARAMETER	TEST CO	TEST CONDITIONS <sup>‡</sup>			MAX	UNIT
Output voltage	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA		2.5		V
Dropout voltage	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 250 mA		560		mV
Pass-element series resistance	$(2.97 V - V_{O})/I_{O},$ $I_{O} = 250 \text{ mA}$	V <sub>I</sub> = 2.97 V,		2.24		Ω
Input regulation	V <sub>I</sub> = 3.5 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$		9		mV
Output regulation	$3.5 \text{ V} \le \text{V}_I \le 10 \text{ V}$	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$		28		mV
	$3.5 \text{ V} \le \text{V}_I \le 10 \text{ V}$	$I_{O}$ = 50 $\mu$ A to 250 mA		24		mv
Ripple rejection	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 50 μA		58	d	dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	46			uв
Output noise spectral density	V <sub>I</sub> = 3.5 V,	f = 120 Hz		2		μV/√Hz
	V <sub>I</sub> = 3.5 V,	C <sub>O</sub> = 4.7 μF		248		
Output noise voltage	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz},$	C <sub>O</sub> = 10 μF		200		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	130			
PG hysteresis voltage	V <sub>I</sub> = 3.5 V			50		mV
PG output low voltage	V <sub>I</sub> = 2.13 V	I <sub>PG</sub> = 1.2 mA		0.3		V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

#### electrical characteristics, $I_0 = 10 \text{ mA}$ , $\overline{EN} = 0 \text{ V}$ , $C_0 = 4.7 \mu \text{F}$ (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J = 25^{\circ}\text{C}$ , SENSE shorted to OUT (unless otherwise noted) (continued)

	TEOTO	TEST CONDITIONS <sup>‡</sup>			LINUT
PARAMETER	TEST CO	JNDITION5+	MIN	TYP MAX	UNIT
Output voltage	V <sub>I</sub> = 3.75 V,	I <sub>O</sub> = 10 mA		2.75	V
	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 10 mA		TBD	
Dropout voltage	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 100 mA		TBD	mV
	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 250 mA		TBD	
Pass-element series resistance	$(2.97 V - V_0)/I_0,$ $I_0 = 250 mA$	V <sub>I</sub> = 2.97 V,		TBD	Ω
Input regulation	V <sub>I</sub> = 3.75 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$	· ·	TBD	mV
	$\begin{array}{llllllllllllllllllllllllllllllllllll$		-	TBD	mV
Output regulation			-	TBD	niv
Pipple rejection	V <sub>I</sub> = 3.75 V,	I <sub>O</sub> = 50 μA	-	TBD	dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	-	TBD	uВ
Output noise spectral density	V <sub>I</sub> = 3.75 V,	f = 120 Hz	-	TBD	μV/√Hz
	V <sub>I</sub> = 3.75 V,	C <sub>O</sub> = 4.7 μF	-	TBD	
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C <sub>O</sub> = 10 μF	-	TBD	μVrms
00	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	-	TBD	1
PG hysteresis voltage	V <sub>I</sub> = 3.75 V	-		TBD	mV
PG output low voltage	V <sub>I</sub> = 2.34 V,	I <sub>PG</sub> = 1.2 mA		TBD	V

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

PARAMETER	TEST OD	UDITIONIST	TPS723	Y	UNIT
PARAMETER	TEST CO	TEST CONDITIONS <sup>‡</sup>			
Output voltage	$V_{I} = 4 V,$	I <sub>O</sub> = 10 mA	3		V
Deserved and the sec	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 100 mA	145		mV
Dropout voltage	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 250 mA	390		mv
Pass-element series resistance	$(2.97 V - V_0)/I_0,$ $I_0 = 250 mA$	V <sub>I</sub> = 2.97 V,	1.56		Ω
Input regulation	V <sub>I</sub> = 4 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$	9		mV
Output regulation	$4 V \le V_I \le 10 V$	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$	34		mV
	$4 V \le V_I \le 10 V$	I <sub>O</sub> = 50 μA to 250 mA 41			mv
Pipple rejection	$V_{I} = 4 V,$	IO = 50 μA	56		dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	45		uв
Output noise spectral density	$V_{I} = 4 V,$	f = 120 Hz	2		μV/√Hz
	$V_1 = 4 V$ ,	C <sub>O</sub> = 4.7 μF	256		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF	206		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	132		1
PG hysteresis voltage	V <sub>I</sub> = 4 V	-	50		mV
PG output low voltage	V <sub>I</sub> = 2.55 V	IPG = 1.2 mA	0.25		V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# electrical characteristics, $I_0 = 10 \text{ mA}$ , $\overline{EN} = 0 \text{ V}$ , $C_0 = 4.7 \mu\text{F}$ (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J = 25^{\circ}\text{C}$ , SENSE shorted to OUT (unless otherwise noted) (continued)

		TEST CONDITIONS <sup>‡</sup>			TPS7233Y		
PARAMETER	IESIC				MAX	UNIT	
Output voltage	V <sub>I</sub> = 4.3 V,	I <sub>O</sub> = 10 mA		3.3		V	
	V <sub>I</sub> = 3.23 V,	I <sub>O</sub> = 10 mA		14			
Dropout voltage	V <sub>I</sub> = 3.23 V,	I <sub>O</sub> = 100 mA		140		mV	
	V <sub>I</sub> = 3.23 V,	I <sub>O</sub> = 250 mA		360			
Pass-element series resistance	$(3.23 V - V_O)/I_O,$ $I_O = 250 mA$	V <sub>I</sub> = 3.23 V,		1.5		Ω	
Input regulation	V <sub>I</sub> = 4.3 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$		8		mV	
	$4.3 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	I <sub>O</sub> = 5 mA to 250 mA		32			
Output regulation	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$I_{O}$ = 50 $\mu$ A to 250 mA		41		mV	
Dipple rejection	V <sub>I</sub> = 4.3 V,	I <sub>O</sub> = 50 μA		52		dB	
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	44			uв	
Output noise spectral density	V <sub>I</sub> = 4.3 V,	f = 120 Hz		2		μV/√Hz	
	VI = 4.3 V,	C <sub>O</sub> = 4.7 μF		265			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF		212		μVrms	
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	135				
PG hysteresis voltage	V <sub>I</sub> = 4.3 V	•		32		mV	
PG output low voltage	V <sub>I</sub> = 2.8 V,	I <sub>PG</sub> = 1.2 mA		0.22		V	

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

DADAMETER	TEAT OO	TEST CONDITIONS		TPS7248Y		
PARAMETER	TEST CO	TEST CONDITIONS <sup>‡</sup>			MAX	UNIT
Output voltage	V <sub>I</sub> = 5.85 V,	I <sub>O</sub> = 10 mA		4.85		V
	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 10 mA		10		
Dropout voltage	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 100 mA		90		mV
	V <sub>I</sub> = 4.75 V,	l <sub>O</sub> = 250 mA		216		
Pass-element series resistance	$(4.75 V - V_0)/I_0,$ $I_0 = 250 \text{ mA}$	V <sub>I</sub> = 4.75 V,		0.8		Ω
Output regulation	5.85 V ≤ VI ≤ 10 V	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$		43		mV
	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$	$I_{O} = 50 \ \mu A$ to 250 mA	55			
Pinple rejection	V <sub>I</sub> = 5.85 V,	I <sub>O</sub> = 50 μA		53		dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA		46		uБ
Output noise spectral density	V <sub>I</sub> = 5.85 V,	f = 120 Hz		2		μV/√Hz
	VI = 5.85 V,	C <sub>O</sub> = 4.7 μF		370		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C <sub>O</sub> = 10 μF		290		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF		168		
PG hysteresis voltage	V <sub>I</sub> = 5.85 V	-		50		mV
PG output low voltage	V <sub>I</sub> = 4.12 V	IPG = 1.2 mA		0.2		V

<sup>+</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

# electrical characteristics, $I_0$ = 10 mA, $\overline{EN}$ = 0 V, $C_0$ = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J$ = 25°C, SENSE shorted to OUT (unless otherwise noted) (continued)

	TEAT OO	TEST CONDITIONS <sup>‡</sup>		TPS7250Y		
PARAMETER	TEST CO	NDITIONS+	MIN	TYP	MAX	UNIT
Output voltage	V <sub>I</sub> = 6 V,	I <sub>O</sub> = 10 mA		5		V
	V <sub>I</sub> = 4.88 V	I <sub>O</sub> = 10 mA		8		
Dropout voltage	VI = 4.88 V	I <sub>O</sub> = 100 mA		76		mV
	VI = 4.88 V,	I <sub>O</sub> = 250 mA		190		
Pass-element series resistance	(4.88 V – V <sub>O</sub> )/I <sub>O</sub> , I <sub>O</sub> = 250 mA	V <sub>I</sub> = 4.88 V,		0.76		Ω
Input regulation	V <sub>I</sub> = 6 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$				mV
	$6 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V}, \qquad \text{I}_{\text{O}} = 5 \text{ mA to } 250 \text{ mA}$		46		mV	
Output regulation	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$I_{O} = 50 \ \mu A$ to 250 mA		59		mv
Pipple rejection	V <sub>I</sub> = 6 V,	I <sub>O</sub> = 50 μA		52	dh	dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	46			uв
Output noise spectral density	V <sub>I</sub> = 6 V,	f = 120 Hz		2		μV/√Hz
	V <sub>I</sub> = 6 V,	C <sub>O</sub> = 4.7 μF		390		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C <sub>O</sub> = 10 μF		300		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF		175		
PG hysteresis voltage	V <sub>I</sub> = 6 V	-		50		mV
PG output low voltage	V <sub>I</sub> = 4.25 V,	I <sub>PG</sub> = 1.2 mA		0.19		V

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.




### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**


			FIGURE
le.	Quiescent current	vs Output current	5
lQ	Quescent current	vs Input voltage	6
$\Delta I_Q^{\dagger}$	Change in quiescent current	vs Free-air temperature	7
V <sub>DO</sub>	Dropout voltage	vs Output current	8
$\Delta V_{DO}$	Change in dropout voltage	vs Free-air temperature	9
V <sub>DO</sub>	Dropout voltage (TPS7201 only)	vs Output current	10
<sup>r</sup> DS(on)	Pass-element series resistance	vs Input voltage	11
$\Delta V_{O}$	Change in output voltage	vs Free-air temperature	12
VO	Output voltage	vs Input voltage	13
	Line regulation	vs Input voltage	14
	Load regulation (TPS7225, TPS7233, TPS7248, TPS7250)	vs Input voltage	15
VO(PG)	Power-good (PG) voltage	vs Output voltage	16
<sup>r</sup> DS(on)PG	Power-good (PG) on-resistance	vs Input voltage	17
VI	Minimum input voltage for valid PG	vs Free-air temperature	18
	Output voltage response from enable $(\overline{EN})$	vs Time	19
	Load transient response (TPS7201/TPS7233)	vs Time	20
	Load transient response (TPS7248/TPS7250)	vs Time	21
	Line transient response (TPS7201)	vs Time	22
	Line transient response (TPS7233)	vs Time	23
	Line transient response (TPS7248/TPS7250)	vs Time	24
	Ripple rejection	vs Frequency	25
	Output Spectral Noise Density	vs Frequency	26
		vs Output current ( $C_O = 4.7 \ \mu F$ )	27
	Compensation series resistance (CSR)	vs Added ceramic capacitance (C_O = 4.7 $\mu\text{F})$	28
	Compensation series resistance (CSR)	vs Output current (C <sub>O</sub> = 10 $\mu$ F)	29
		vs Added ceramic capacitance ( $C_0 = 10 \ \mu F$ )	30

<sup>†</sup> This symbol is not currently listed within EIA or JEDEC standards for semiconductor symbology.






















Figure 19
























**TYPICAL CHARACTERISTICS** 



<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



**APPLICATION INFORMATION** 

The design of the TPS72xx family of low-dropout (LDO) regulators is based on the higher-current TPS71xx family. These new families of regulators have been optimized for use in battery-operated equipment and feature extremely low dropout voltages, low supply currents that remain constant over the full-output-current range of the device, and an enable input to reduce supply currents to less than 0.5  $\mu$ A when the regulator is turned off.

#### device operation

The TPS72xx uses a PMOS pass element to dramatically reduce both dropout voltage and supply current over more conventional PNP-pass-element LDO designs. The PMOS transistor is a voltage-controlled device that, unlike a PNP transistor, does not require increased drive current as output current increases. Supply current in the TPS72xx is essentially constant from no-load to maximum.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 1 A; further load increases reduce the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above 165°C. Recovery is automatic when the junction temperature drops approximately 5°C below the high temperature trip point. The PMOS pass element includes a back diode that safely conducts reverse current when the input voltage level drops below the output voltage level.

A logic high on the enable input,  $\overline{EN}$ , shuts off the output and reduces the supply current to less than 0.5  $\mu$ A.  $\overline{EN}$  should be grounded in applications where the shutdown feature is not used.


Power good (PG) is an open-drain output signal used to indicate output-voltage status. A comparator circuit continuously monitors the output voltage. When the output drops to approximately 95% of its nominal regulated value, the comparator turns on and pulls PG low.

Transient loads or line pulses can also cause activation of PG if proper care is not taken in selecting the input and output capacitors. Load transients that are faster than 5  $\mu$ s can cause a signal on PG if high-ESR output capacitors (greater than approximately 7  $\Omega$ ) are used. A 1- $\mu$ s transient causes a PG signal when using an output capacitor with greater than 3.5  $\Omega$  of ESR. It is interesting to note that the output-voltage spike during the transient can drop well below the reset threshold and still not trip if the transient duration is short. A 1- $\mu$ s transient must drop at least 500 mV below the threshold before tripping the PG circuit. A 2- $\mu$ s transient trips PG at just 400 mV below the threshold. Lower-ESR output capacitors help by reducing the drop in output voltage during a transient and should be used when fast transients are expected.

A typical application circuit is shown in Figure 31.



#### **APPLICATION INFORMATION**



<sup>†</sup> This device is in the product preview stage of development. Please contact the local TI sales office for availability.

#### Figure 31. Typical Application Circuit

#### external capacitor requirements

Although not required, a 0.047-µF to 0.1-µF ceramic bypass input capacitor, connected between IN and GND and located close to the TPS72xx, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

An output capacitor is required to stabilize the internal feedback loop. For most applications, a  $10-\mu$ F to  $15-\mu$ F solid-tantalum capacitor with a  $0.5-\Omega$  resistor (see capacitor selection table) in series is sufficient. The maximum capacitor ESR should be limited to  $1.3 \Omega$  to allow for ESR doubling at cold temperatures. Figure 32 shows the transient response of a 5-mA to 85-mA load using a  $10-\mu$ F output capacitor with a total ESR of  $1.7 \Omega$ .

A 4.7- $\mu$ F solid-tantalum capacitor in series with a 1- $\Omega$  resistor may also be used (see Figures 27 and 28) provided the ESR of the capacitor does not exceed 1  $\Omega$  at room temperature and 2  $\Omega$  over the full operating temperature range.



APPLICATION INFORMATION




Figure 32. Load Transient Response (CSR total = 1.7 Ω), TPS7248Q

A partial listing of surface-mount capacitors usable with the TPS72xx family is provided below. This information (along with the stability graphs, Figures 27 through 30) is included to assist the designer in selecting suitable capacitors.

#### **CAPACITOR SELECTION**

PART NO.	MFR.	VALUE	MAX ESR <sup>†</sup>	SIZE (H $\times$ L $\times$ W) <sup>†</sup>
592D156X0020R2T	Sprague	15 μF, 20 V	1.1	$1.2\times7.2\times6$
595D156X0025C2T	Sprague	15 μF, 25 V	1	$2.5\times7.1\times3.2$
595D106X0025C2T	Sprague	10 μF, 25 V	1.2	$2.5\times7.1\times3.2$
695D106X0035G2T	Sprague	10 μF, 35 V	1.3	$2.5\times7.6\times2.5$

<sup>†</sup> Size is in mm. ESR is maximum resistance in ohms at 100 kHz and  $T_A = 25^{\circ}C$ . Listings are sorted by height.

#### sense-pin connection

SENSE must be connected to OUT for proper operation of the regulator. Normally this connection should be as short as possible; however, remote sense may be implemented in critical applications when proper care of the circuit path is exercised. SENSE internally connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network, and any noise pickup on the PCB trace will feed through to the regulator output. SENSE must be routed to minimize noise pickup. Filtering SENSE using an RC network is not recommended because of the possibility of inducing regulator instability.



#### **APPLICATION INFORMATION**

#### output voltage programming

The output voltage of the TPS7201 adjustable regulator is programmed using an external resistor divider as shown in Figure 33. The output voltage is calculated using:

$$V_{O} = V_{ref} \cdot \left(1 + \frac{R1}{R2}\right)$$
(1)

Where


V<sub>ref</sub> = 1.188 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 7- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k $\Omega$  to set the divider current at 7  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \cdot R2$$
(2)

OUTPUT VOLTAGE PROGRAMMING GUIDE

DIVIDER RESISTANCE (kΩ) <sup>†</sup>	
R1	R2
191	169
309	169
348	169
402	169
549	169
750	169
	(k R1 191 309 348 402 549



†1% values shown.

Figure 33. TPS7201 Adjustable LDO Regulator Programming



#### **APPLICATION INFORMATION**

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature allowable to avoid damaging the device is 150°C. These restrictions limit the power dissipation that the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

Where

T<sub>J</sub>max is the maximum allowable junction temperature, i.e.,150°C absolute maximum and 125°C recommended operating temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 238°C/W for the 8-terminal TSSOP.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \cdot \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible.

#### regulator protection

The TPS72xx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.


The TPS72xx also features internal current limiting and thermal protection. During normal operation, the TPS72xx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.



#### **MECHANICAL DATA**

#### PLASTIC SMALL-OUTLINE PACKAGE

#### D (R-PDSO-G\*\*) **14 PIN SHOWN**



NOTES: B. All linear dimensions are in inches (millimeters).

C. This drawing is subject to change without notice.

D. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


E. Falls within JEDEC MS-012



SLVS102F - MARCH 1995 - REVISED NOVEMBER 1998

**MECHANICAL DATA** 

PLASTIC DUAL-IN-LINE PACKAGE



#### P (R-PDIP-T8)

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G\*\*) 14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated